English
Language : 

ISL54222 Datasheet, PDF (4/15 Pages) Intersil Corporation – High-Speed USB 2.0 (480Mbps) Multiplexer
◁
ISL54222
Electrical Specifications - 1.8V to 3.3V Supply Test Conditions: VDD = +3.3V, GND = 0V, VSELH = 1.4V, VSELL = 0.5V,
VOEH = 1.4V, VOEL = 0.5V, (Note 8), Unless Otherwise Specified. (Continued)
PARAMETER
TEST CONDITIONS
TEMP
MIN
MAX
(°C) (Notes 9, 10) TYP (Notes 9, 10) UNITS
Break-Before-Make Time Delay, tD VDD = 3.3V, VIN = 3V, RL = 50Ω, CL = 50pF (see Figure 2) 25
-
12
-
ns
Turn-ON Enable Time, tENABLE VDD = 3.3V, VIN = 3V, RL = 15kΩ, CL = 50pF, Time out of 25
-
42
-
ns
All-Off state
Turn-OFF Disable Time, tDISABLE VDD = 3.3V, VIN = 3V, RL = 15kΩ, CL = 50pF, Time into 25
-
75
-
ns
All-Off state, Time is highly dependent on the load
(RL, CL) time constant.
Skew, (tSKEWOUT - tSKEWIN)
VDD = 3.3V, SEL = 0V or 3.3V, OE = 0V, RL = 45Ω,
25
-
53
-
ps
CL = 10pF, tR = tF = 500ps at 480Mbps,
(Duty Cycle = 50%) (see Figure 6)
Rise/Fall Degradation
(Propagation Delay), tPD
VDD = 3.3V, SEL = 0V or 3.3V, OE = 0V, RL = 45Ω,
25
-
250
-
ps
CL = 10pF, (see Figure 6)
Crosstalk
VDD = 3.3V, RL = 50Ω, f = 240MHz (see Figure 5)
25
-
-25
-
dB
OFF-Isolation
VDD = 3.3V, OE = 3.3V, RL = 50Ω, f = 240MHz
25
-
-27
-
dB
-3dB Bandwidth
Signal = 0dBm, 0.2VDC offset, RL = 50Ω
25
-
782
-
MHz
OFF Capacitance, CHSxOFF
f = 1MHz, VDD = 3.3V, SEL = 0V, OE = 3.3V, VHSD1x or 25
-
2.5
-
pF
VHSD2x = VDx = 0V (see Figure 4)
COM ON Capacitance, CDX(ON) f = 1MHz, VDD = 3.3V, SEL = 0V or 3.3V, OE = 0V,
25
-
6.5
-
pF
VHSD1x or VHSD2x = VDx = 0V (see Figure 4)
POWER SUPPLY CHARACTERISTICS
Power Supply Range, VDD
Positive Supply Current, IDD
VDD = 3.3V, SEL = 0V or VDD, OE = 0V or VDD
Full
1.8
3.3
V
25
-
32
40
µA
Full
-
-
50
µA
Positive Supply Current, IDD
VDD = 1.8V, SEL = 0V, OE = 0V or VDD
25
-
Full
-
5.8
7.5
µA
-
8
µA
DIGITAL INPUT CHARACTERISTICS
Input Voltage Low, VSELL, VOEL VDD = 1.8V to 3.3V
Full
-
-
0.5
V
Input Voltage High, VSELH, VOEH VDD = 1.8V to 3.3V
Full
1.4
-
VDD
V
Input Current, ISELL, IOEL
VDD = 3.3V, SEL = 0V, OE = 0V
Full
-
104
-
nA
Input Current, ISELH
VDD = 3.3V, SEL = 3.3V
Full
-
-1.5
-
nA
Input Current, IOEH
VDD = 3.3V, OE = 3.3V
Full
-
-1.6
-
nA
NOTES:
8. VLOGIC = Input voltage to perform proper function.
9. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
10. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
11. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range.
12. rON matching between channels is calculated by subtracting the channel with the highest max rON value from the channel with lowest max rON
value, between HSD2+ and HSD2- or between HSD1+ and HSD1-.
13. Limits established by characterization and are not production tested.
4
FN6835.0
February 9, 2009
 ▷