English
Language : 

ISL34341_14 Datasheet, PDF (4/11 Pages) Intersil Corporation – WSVGA 24-Bit Long-Reach Video SERDES with Bi-directional Side-Channel
ISL34341
Electrical Specifications
Unless otherwise indicated, all data is for: VDD_CDR = VDD_CR = 1.8V, VDD_IO = 3.3V,
VDD_TX = VDD_P = VDD_AN = 3.3V, TA = +25°C, Ref_Res = 3.16kΩ, High-speed AC-coupling
capacitor = 27nF. (Continued)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
POWER-DOWN SUPPLY CURRENT
Total 1.8V Power-Down Supply Current
Total 3.3V Power-Down Supply Current
RSTB = GND;
spec is per device
0.5
mA
1
mA
PARALLEL INTERFACE
High Level Input Voltage
Low Level Input Voltage
Input Leakage Current
High Level Output Voltage
Low Level Output Voltage
Output Short Circuit Current
Output Rise and Fall Times
SERIALIZER PARALLEL INTERFACE
VIH
VIL
IIN
VOH
VOL
IOSC
tOR/tOF
2.0
-10
IOH = -2.0mA, VDD_IO = 3V 0.8*VDD_IO
IOL = 2.0mA, VDD_IO = 3V
Slew rate control set to min,
CL = 8pF
Slew rate control set to max,
CL = 8pF
±0.01
1
4
V
0.8
V
10
µA
V
0.2*VDD_IO V
50
mA
ns
ns
PCLK_IN Frequency
fIN
PCLK_IN Duty Cycle
tIDC
Parallel Input Setup Time
tIS
Parallel Input Hold Time
tIH
DESERIALIZER PARALLEL INTERFACE
6
40
50
3.6
1.6
40
MHz
60
%
ns
ns
PCLK_OUT Frequency
PCLK_OUT Duty Cycle
PCLK_OUT Period Jitter (rms)
PCLK_OUT Spread Width
Time to Parallel Output Data Valid
Deserializer Output Latency
fOUT
tODC
tOJ Clock randomizer off
tOSPRD Clock randomizer on
tDV Relative to PCLK_OUT
tCPD Part-to-part,
side-channel disabled
6
50
0.5
±20
-4.7
4
9
40
MHz
%
%tPCLK
%tPCLK
5.5
ns
14
PCLK
DESERIALIZER REFERENCE CLOCK (REF_CLK IS FED INTO PCLK_IN)
REF_CLK Lock Time
tPLL
100
µs
REF_CLK to PCLK_OUT Maximum Frequency
PCLK_OUT is the
1500
5000
ppm
Offset
recovered clock
HIGH-SPEED TRANSMITTER
HS Differential Output Voltage, Transition Bit
VODTR TXCN = 0x00
TXCN = 0x0F
TXCN = 0xF0
TXCN = 0xFF
HS Differential Output Voltage, Non-Transition Bit VODNTR TXCN = 0x00
TXCN = 0x0F
TXCN = 0xF0
TXCN = 0xFF
600
825
990
mVP-P
1170
mVP-P
975
mVP-P
1300
mVP-P
600
825
990
mVP-P
460
mVP-P
975
mVP-P
600
mVP-P
4
FN6827.1
October 8, 2010