English
Language : 

ISL22449 Datasheet, PDF (4/12 Pages) Intersil Corporation – Quad Digitally Controlled Potentiometer
ISL22449
Operating Specifications Over the recommended operating conditions unless otherwise specified.
SYMBOL
PARAMETER
TEST CONDITIONS
TYP
MIN (NOTE 5) MAX
ICC1
VCC Supply Current (volatile
VCC = +3.6V, 10k DCP, fSPI = 5MHz; (for SPI
2.5
write/read)
active, read and write states)
VCC Supply Current (volatile
VCC = +3.6V, 50k DCP, fSPI = 5MHz; (for SPI
0.65
write/read)
active, read and write states)
ICC2
VCC Supply Current ( non-volatile
VCC = +5.5V, 10k DCP, fSPI = 5MHz; (for SPI
4.0
write/read)
active, read and write states)
VCC Supply Current ( non-volatile
VCC = +5.5V, 50k DCP, fSPI = 5MHz; (for SPI
3.0
write/read)
active, read and write states)
ISB
VCC Current (standby)
VCC = +5.5V, 10k DCP, SPI interface in
2.4
standby state
VCC = +5.5V, 50k DCP, SPI interface in
525
standby state
VCC = +3.6V, 10k DCP, SPI interface in
1.6
standby state
VCC = +3.6V, 50k DCP, SPI interface in
350
standby state
ISD
VCC Current (shutdown)
VCC = +5.5V @ +85°C, SPI interface in
5
standby state
VCC = +5.5V@ +125°C, SPI interface in
6.5
standby state
VCC = +3.6V @ +85°C, SPI interface in
4
standby state
VCC = +3.6V @ +125°C, SPI interface in
5.5
standby state
ILkgDig Leakage current, at pins SHDN, SCK, Voltage at pin from GND to VCC
-1
1
SDI, SDO and CS
tWRT DCP wiper response time
SCK falling edge of last bit of DCP data byte
1.5
(Note 15)
to wiper new position
tShdnRec DCP recall time from shutdown mode From rising edge of SHDN signal to wiper
1.5
(Note 15)
stored position and RH connection
SCK rising edge of last bit of ACR data byte
1.5
to wiper stored position and RH connection
Vpor Power-on recall voltage
Minimum VCC at which memory recall occurs
2.0
2.6
VccRamp Vcc ramp rate
0.2
tD
Power-up delay
VCC above Vpor, to DCP Initial Value
3
Register recall completed, and SPI Interface
in standby state
EEPROM SPECIFICATION
EEPROM Endurance
1,000,000
EEPROM Retention
Temperature T < +55°C
50
tWC
Non-volatile Write cycle time
(Note 13)
12
20
SERIAL INTERFACE SPECIFICATIONS
VIL
SHDN, SCK, SDI, and CS input buffer
LOW voltage
-0.3
0.3*VCC
VIH
SHDN, SCK, SDI, and CS input buffer
HIGH voltage
0.7*VCC
VCC+0.3
UNIT
mA
mA
mA
mA
mA
µA
mA
µA
µA
µA
µA
µA
µA
µs
µs
µs
V
V/ms
ms
Cycles
Years
ms
V
V
4
FN6333.2
September 15, 2006