 English |
|
|
|
|
|
|
|
| ISL6117_14 Datasheet, PDF (2/13 Pages) Intersil Corporation – Power Distribution Controllers | |||
| |||
| ◁ |
ISL6115, ISL6116, ISL6117, ISL6120
Simplified Block Diagram
ISET
ISEN
GATE
10µA
18V
VSS
UV
-
+
+
VREF
-
VDD
+
-
+
POR
8V
-
QN R
R
QS
ENABLE
12V
ISL61xx
UV DISABLE
OC +
-
CLIM
7.5k
FALLING
EDGE
DELAY
ENABLE
-
+
WOCLIM
20µA
18V
20µA
+
-
+
1.86V
-
RISING
EDGE
PULSE
PWRON
PGOOD
CTIM
VDD
Pin Configuration
ISL6115, ISL6116, ISL6117, ISL6120
(8 LD SOIC)
TOP VIEW
ISET 1
ISEN 2
GATE 3
VSS 4
8 PWRON
7 PGOOD
6 CTIM
5 VDD
Ordering Information
PART
NUMBER
PART
MARKING
TEMP.
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6115CB (Note 1)
ISL61 15CB
0 to +85
8 Ld SOIC
M8.15
ISL6115CBZA (Notes 1, 2)
6115 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6116CBZA (Notes 1, 2)
6116 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6117CBZA (Notes 1, 2)
6117 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6120CBZA (Notes 1, 2)
6120 CBZ
0 to +85
8 Ld SOIC (Pb-free) M8.15
ISL6115EVAL1Z
Evaluation Platform
NOTES:
1. Please refer to TB347 for details on reel specifications. Add â-Tâ suffix for tape and reel.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach
materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both
SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6115. For more information on MSL please see
techbrief TB363.
2
FN9100.7
April 29, 2010
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese