HSP43216 Datasheet, PDF(1/19 Page) Intersil Corporation

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HSP43216 Datasheet, PDF (1/19 Pages) Intersil Corporation – Halfband Filter

Data Sheet

HSP43216

January 1999 File Number 3365.7

Halfband Filter

The HSP43216 Halfband Filter addresses a wide variety of

applications by combining fS/4 (fS = sample frequency)

quadrature up/down convert circuitry with a ï¬xed coefï¬cient

halfband ï¬lter processor as shown in the block diagram.

These elements may be conï¬gured to operate in one of the

four following modes: decimate by 2 ï¬ltering of a real input

signal; interpolate by 2 ï¬ltering of a real input signal; fS/4

quadrature down conversion of a real input signal followed

by decimate-by-2 ï¬ltering to produce a complex analytic

signal; interpolate-by-2 ï¬ltering of a complex analytic signal

followed by fS/4 quadrature up conversion to produce a real

valued output.

The frequency response of the HSP43216's halfband ï¬lter

has a shape factor, (passband+transition band)/passband,

of 1.24:1 with 90dB of stopband attenuation. The passband

has less than 0.0003dB of ripple from 0fS to 0.2fS with

stopband attenuation of greater than 90dB from 0.3fS to

Nyquist. At 0.25fS the ï¬lter provides 6dB of attenuation.

The HSP43216 processes data streams with word widths up

to 16 bits and data rates up to 52 MSPS. The processing

throughput of the part is easily doubled to rates of up to 104

MSPS by using the part together with an external multiplexer

or demultiplexer. Programmable rounding is provided to

support output precisions from 8 bits to 16 bits.

Ordering Information

PART

NUMBER

HSP43216GC-52

HSP43216JC-52

HSP43216VC-52

TEMP.

PACKAGE

RANGE (oC)

TYPE

0 to 70 85 Ld CPGA

0 to 70 84 Ld PLCC

0 to 70 100 Ld MQFP

PKG. NO.

G85.A

N84.1.15

Q100.14x20

Features

â¢ Sample Rates to 52 MSPS

â¢ Architected to Support Sample Rates to 104 MSPS Using

External Multiplexer

â¢ Four Modes of Operation:

- Interpolate by 2 Filtering

- Decimate by 2 Filtering

- Quadrature to Real Signal Conversion

- fS/4 Quadrature Down Conversion Followed by

Decimate by 2 Filtering

â¢ 16-Bit Inputs and Outputs

â¢ 67-Tap Halfband FIR Filter with 20-Bit Coefï¬cients

â¢ Twoâs Complement or Offset Binary Outputs

â¢ Programmable Rounding on Outputs

â¢ 1.24:1 Filter Shape Factor

â¢ >90dB Stopband Attenuation

â¢ <0.0003dB Passband Ripple

â¢ Saturation Logic on Output

Applications

â¢ Digital Down Conversion

â¢ D/A and A/D pre/post Filtering

â¢ Tuning Bandwidth Expansion for HSP45116 and

HSP45106

Block Diagram

AIN0-15

BIN0-15

INPUT DATA

FLOW

CONTROLLER

SYNC

USB/LSB

MODE0-1

INT/EXT

RND0-2

FMT

OEA

OEB

CLK

fS/4

QUADRATURE

DOWN

CONVERT

PROCESSOR

67-TAP

HALFBAND

FILTER

PROCESSOR

fS/4

QUADRATURE

UP CONVERT

PROCESSOR

OUTPUT DATA

FLOW

CONTROLLER/

FORMATTER

AOUT0-15

BOUT0-15

3-193

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

▷