HIP1012A_04 Datasheet, PDF (1/15 Pages) Intersil Corporation – Dual Power Distribution Controller

®
Data Sheet
March 2004
HIP1012A
FN4419.6
Dual Power Distribution Controller
The HIP1012A is a HOT SWAP dual supply power distribution
controller. Two external N-Channel MOSFETs are driven to
distribute power while providing load fault isolation.
At turn-on, the gate of each external N-Channel MOSFET is
charged with a 10µA current source. Capacitors on each
gate (see the Typical Application Diagram), create a
programmable ramp (soft turn-on) to control inrush currents.
A built in charge pump supplies the gate drive for the 12V
supply N-Channel MOSFET switch.
Overcurrent protection is facilitated by two external current
sense resistors. When the current through either resistor
exceeds the user programmed value the controller enters the
current regulation mode. The time-out capacitor, C_TIM, starts
charging as the controller enters the time out period. Once
C_TIM charges to a 2V threshold, the N-Channel MOSFETs are
latched off. In the event of a fault at least three times the
current limit level, the N-Channel MOSFET gates are pulled
low immediately before entering time out period. The
controller is reset by a rising edge on either PWRON pin.
Choosing the voltage selection mode the HIP1012 controls
either +12V/5V or +3.3V/+5V supplies.
Ordering Information
TEMP.
PART NUMBER RANGE (°C)
PACKAGE
PKG.
DWG. #
HIP1012ACB
-0 to 70 14 Ld SOIC
M14.15
HIP1012ACBZA (Note) -0 to 70 14 Ld SOIC( Pb-free) M14.15
NOTE: Intersil Pb-free products employ special Pb-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J Std-020B.
Features
• HOT SWAP Dual Power Distribution Control for +5V and
+12V or +5V and +3.3V
• Provides Fault Isolation
• Programmable Current Regulation Level
• Programmable Time Out
• Charge Pump Allows the Use of N-Channel MOSFETs
• Power Good and Overcurrent Latch Indicators
• Enhanced Overcurrent Sensitivity Available
• Redundant Power On Controls
• Adjustable Turn-On Ramp
• Protection During Turn-On
• Two Levels of Current Limit Detection Provide Fast
Response to Varying Fault Conditions
• Less Than 1µs Response Time to Dead Short
• 3µs Response Time to 200% Current Overshoot
• Pb-Free Package Option
• Tape & Reel Packaging with ‘-T’ Part Number Suffix
Applications
• Redundant Array of Independent Disks (RAID) System
• Power Distribution Control
• Hot Plug, Hot Swap Components
Pinout
HIP1012A (SOIC)
TOP VIEW
3/12VS 1
3/12VG 2
V_DD 3
MODE/ ₄
PWRON1
PWRON2 ⁵
5VG 6
5VS 7
14 3/12VISEN
13 R_ILIM
12 GND
11 C_PUMP
10 C_TIM
9 PGOOD
8 5VISEN
Typical Application Diagram
OPTIONAL
V_DD ^RFILTER
C_FILTER
C_PUMP
R_SENSE
12V
R_GATE
HIP1012A
3/12VS 3/12VISEN
C_GATE
POWER ON
INPUTS
3/12VG
V_DD
M/PON1
PWRON2
R_ILIM
GND
C_PUMP
C_TIM
5V
R_GATE ^5VG
PGOOD
5VS
5ISEN
C_GATE
R_SENSE
R_LOAD
R_ILIM
C_TIM
5V OR 3.3V
R_LOAD
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.