CDP1823 Datasheet, PDF (1/7 Pages) Intersil Corporation – 128-Word x 8-Bit LSI Static RAM

March 1997
CDP1823,
CDP1823C
128-Word x 8-Bit
LSI Static RAM
Features
Description
• Fast Access Time
- V_DD = 5V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 450ns
- V_DD = 10V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250ns
• Common Data Inputs and Outputs
• Multiple Chip Select Inputs to Simplify Memory
System Expansion
Ordering Information
5V
CDP1823CE
CDP1823CD
PKG.
10V
PACKAGE TEMP. RANGE NO.
CDP1823E PDIP
-40^oC to +85^oC E24.6
CDP1823D SBDIP
-40^oC to +85^oC D24.6
CDP1823CDX
-
Burn-In
D24.6
The CDP1823 and CDP1823C are 128-word by 8-bit CMOS
SOS static random-access memories. These memories are
compatible with general-purpose microprocessors. The two
memories are functionally identical. They differ in that the
CDP1823 has a recommended operating voltage range of
4V to 10.5V, and the CDP1823C has a recommended oper-
ating voltage range of 4V to 6.5V.
The CDP1823 memory has 8 common data input and data
output terminals for direct connection to a bidirectional data
bus and is operated from a single voltage supply. Five chip-
select inputs are provided to simplify memory-system expan-
sion. In order to enable the CDP1823, the chip-select inputs
CS2, CS3 and CS5 require a low input signal, and the chip-
select inputs CS1 and CS4 require a high input signal.
The MRD signal enables all 8 output drivers when in the low
state and should be in a high state during a write cycle.
After valid data appear at the output, the address inputs may
be changed immediately. Output data will be valid until either
the MRD signal goes high, the device is deselected, or t_AA
(access time) after address changes.
Pinout
CDP1823, CDP1823C
(PDIP, SBDIP)
TOP VIEW
BUS 0 1
BUS 1 2
BUS 2 3
BUS 3 4
BUS 4 5
BUS 5 6
BUS 6 7
BUS 7 8
CS1 9
CS2 10
CS3 11
V_SS 12
24 V_DD
23 MA0
22 MA1
21 MA2
20 MA3
19 MA4
18 MA5
17 MA6
16 MWR
15 MRD
14 CS5
13 CS4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-24
File Number 1198.2