ACTS280MS Datasheet, PDF (1/4 Pages) Intersil Corporation – Radiation Hardened 9-Bit Odd/ Even Parity Generator Checker

ACTS280MS
January 1996
Radiation Hardened 9-Bit Odd/
Even Parity Generator Checker
Features
Pinouts
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96720 and Intersil’ QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10^-10 Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm²/mg
• Dose Rate Upset . . . . . . . . . . . . . . . . >10¹¹ RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10¹² RAD (Si)/s, 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55^oC to +125^oC
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current ≤ 1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . . 24ns (Max), 16ns (Typ)
14 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR, CDIP2-T14,
LEAD FINISH C
TOP VIEW
I6 1
I7 2
NC 3
I8 4
EVEN 5
ODD 6
GND 7
14 VCC
13 I5
12 I4
11 I3
10 I2
9 I1
8 I0
14 PIN CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR, CDFP3-F14
LEAD FINISH C
TOP VIEW
Description
I6
1
14
VCC
I7
2
13
I5
The Intersil ACTS280MS is a Radiation Hardened 9-bit odd/even parity
generator checker device. Both odd and even parity outputs are available
NC
3
12
I4
for generating or checking parity for words up to 9 bits long. Even parity
I8
4
11
I3
is indicated (EVEN output high) when an even number of data inputs are
EVEN
5
10
I2
high. Odd parity is indicated (ODD output high) when an odd number of
ODD
6
9
I1
data inputs are high. Parity checking for larger words can be accom-
GND
7
8
I0
plished by tying EVEN output to any input of an additional ACTS280MS.
The ACTS280MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS280MS is supplied in a 14 lead Ceramic Flatpack (K suffix) or
a Ceramic Dual-In-Line Package (D suffix).
Ordering Information
PART NUMBER
5962F9672001VCC
5962F9672001VXC
ACTS280D/Sample
ACTS280K/Sample
ACTS280HMSR
TEMPERATURE RANGE
-55^oC to +125^oC
-55^oC to +125^oC
25^oC
25^oC
25^oC
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic Flatpack
14 Lead SBDIP
14 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
1
Spec Number 518827
File Number 3569.1