2N4856 Datasheet, PDF (1/1 Pages) Motorola, Inc – JFET SWITCHING N-CHANNEL-DEPLETION

01/99
B-15
2N4856, 2N4857, 2N4858, 2N4859, 2N4860, 2N4861
N-Channel Silicon Junction Field-Effect Transistor
Â¥ Choppers
Â¥ Commutators
Â¥ Analog Switches
Absolute maximum ratings at T_A = 25¡C
2N4856, 2N4857, 2N4858
Reverse Gate Source Voltage
– 40 V
Reverse Gate Drain Voltage
– 40 V
Continuous Device Dissipation
1.8 W
Power Derating
10 mW/°C
Continuous Forward Gate Current
50 mA
2N4859, 2N4860, 2N4861
– 30 V
– 30 V
1.8 W
10 mW/°C
50 mA
At 25°C free air temperature:
Static Electrical Characteristics
Gate Source Breakdown Voltage
2N4856, 2N4857, 2N4858
2N4859, 2N4860, 2N4861
Gate Reverse Current
2N4856, 2N4857, 2N4858
Gate Reverse Current
2N4859, 2N4860, 2N4861
Gate Source Cutoff Voltage
Drain Saturation Current (Pulsed)
Drain Cutoff Current
Drain Source ON Voltage
Dynamic Electrical Characteristics
Common Source ON Resistance
Common Source Input Capacitance
Common Source Reverse
Transfer Capacitance
Switching Characteristics
Turn ON Delay Time
Rise Time
Turn OFF Delay Time
V_(BR)GSS
I_GSS
I_GSS
V_GS(OFF)
I_DSS
I_D(OFF)
V_DS(ON)
r_ds(on)
C_iss
C_rss
t_d(on)
t_r
t_d(off)
2N4856
2N4859
2N4857
2N4860
2N4858
2N4861
Min Max Min Max Min Max Unit
Process NJ132
Test Conditions
– 40
– 40
– 40 V
– 30
– 30
– 30 V
– 250
– 250
– 250 pA
– 500
– 500
– 500 nA
– 250
– 250
– 250 pA
– 500
– 500
– 500 nA
– 4 – 10 – 2 – 6 – 0.8 – 4 V
50
20 100 8 80 mA
250
250
250 pA
500
500
500 nA
0.75
0.5
(20)
(10)
0.5 V
(5) (mA)
I_G = – 1 µA, V_DS = ØV
I_G = – 1 µA, V_DS = ØV
V_GS = – 20V, V_DS = ØV
V_GS = – 20V, V_DS = ØV
V_GS = – 15V, V_DS = ØV
V_GS = – 15V, V_DS = ØV
V_DS = 15V, I_D = 0.5 nA
V_DS = 15V, V_GS = ØV
V_DS = 15V, V_GS = – 10V
V_DS = 15V, V_GS = – 10V
V_GS = ØV, I_D = ( )
T_A = 150°C
T_A = 150°C
T_A = 150°C
25
40
60 Ω
V_GS = ØV, I_D = Ø A
f = 1 kHz
18
18
18 pF
V_DS = ØV, V_GS = – 10V
f = 1 MHz
8
8
8 pF
V_DS = ØV, V_GS = – 10V
f = 1 MHz
6
6
10 ns
(20)
[–10]
3
(20)
(10)
[– 6]
4
(10)
(5) (mA)
[– 4] [V]
10 ns
(5) (mA)
V_DD = 10V, V_GS = ØV
I_D(ON) = ( )
V_GS(OFF) = [ ]
[–10]
[– 6]
[– 4] [V] (2N4856, 2N4859) R_L = 465Ω
25
50
100 ns
(2N4857, 2N4860) R_L = 953Ω
(20)
(10)
(5) (mA) (2N4858, 2N4861) R_L = 1910Ω
[–10]
[– 6]
[– 4] [V]
TOÐ18 Package
See Section G for Outline Dimensions
Pin Configuration
1 Source, 2 Drain, 3 Gate &Case
Surface Mount
SMP4856, SMP4857, SMP4858,
SMP4859, SMP4860, SMP4861
www.interfet.com
1000 N. Shiloh Road, Garland, TX 75042
[phone] FAX [phone]