2N4391 Datasheet, PDF (1/1 Pages) Seme LAB – JFET SWITCHING N CHANNEL- DEPLETION

01/99
B-13
2N4391, 2N4392, 2N4393
N-Channel Silicon Junction Field-Effect Transistor
Â¥ Low On Resistance Analog
Switches
Â¥ Choppers
Â¥ Commutators
Absolute maximum ratings at T_A = 25¡C
Reverse Gate Source & Reverse Gate Drain Voltage
Continuous Forward Gate Current
Continuous Device Power Dissipation
Power Derating
– 40 V
50 mA
1.8 W
12 mW/°C
At 25°C free air temperature
Static Electrical Characteristics
Gate Source Breakdown Voltage
Gate Reverse Current
Gate Source Cutoff Voltage
Gate Source Forward Voltage
Drain Saturation Current (Pulsed)
Drain Cutoff Current
Drain Source ON Voltage
Static Drain Source ON Resistance
Dynamic Electrical Characteristics
Drain Source ON Resistance
Common Source Input Capacitance
Common Source Reverse
Transfer Capacitance
Switching Characteristics
Turn ON Delay Time
Rise Time
Turn OFF Delay Time
Fall Time
V_(BR)GSS
I_GSS
V_GS(OFF)
V_GS(F)
I_DSS
I_D(OFF)
V_DS(ON)
r_DS(ON)
r_ds(on)
C_iss
C_rss
t_d(on)
t_r
t_d(off)
t_f
2N4391
2N4392
2N4393
Min Max Min Max Min Max Unit
– 40
– 40
– 40
V
– 100
– 100
– 100 pA
– 200
– 200
– 200 nA
– 4 – 10 – 2 – 5 – 0.5 – 3 V
1
1
1V
50 150 25 75 5 30 mA
100 pA
200 nA
100
pA
200
nA
100
pA
200
nA
0.4 V
0.4
V
0.4
V
30
60
100 Ω
30
60
100 Ω
14
14
14 pF
3.5 pF
3.5
pF
3.5
pF
15
15
15 ns
5
5
5 ns
20
35
50 ns
15
20
30 ns
Process NJ132
Test Conditions
I_G = – 1µA, V_DS = ØV
V_GS = – 20V, V_DS = ØV
V_GS = – 20V, V_DS = ØV
V_DS = – 20V, I_D = 1 nA
I_G = 1 mA, V_DS = ØV
V_DS = 20V, V_GS = ØV
V_DS = 20V, V_GS = – 5V
V_DS = 20V, V_GS = – 5V
V_DS = 20V, V_GS = – 7V
V_DS = 20V, V_GS = – 7V
V_DS = 20V, V_GS = – 12V
V_DS = 20V, V_GS = – 12V
V_GS = ØV, I_D = 3 mA
V_GS = ØV, I_D = 6 mA
V_GS = ØV, I_D = 12 mA
V_GS = ØV, I_D = 1 mA
T_A = 150°C
T_A = 150°C
T_A = 150°C
T_A = 150°C
V_GS = ØV, I_D = ØA
V_DS = 20V, V_GS = ØV
V_DS = ØV, V_GS = – 5V
V_DS = ØV, V_GS = – 7V
V_DS = ØV, V_GS = – 12V
f = 1 kHz
f = 1 kHz
f = 1 kHz
f = 1 kHz
f = 1 kHz
V_DD = 10V, V_GS(ON) = ØV
2N4391 2N4392 2N4393
I_D(ON)
12
6
3 mA
V_GS(OFF) – 12 – 7
–5
V
TOÐ18 Package
See Section G for Outline Dimensions
Pin Configuration
1 Source, 2 Drain, 3 Gate & Case
Surface Mount
SMP4391, SMP4392, SMP4393
www.interfet.com
1000 N. Shiloh Road, Garland, TX 75042
[phone] FAX [phone]