IA186ES_11 Datasheet, PDF (32/154 Pages) InnovASIC, Inc – 8-Bit/16-Bit Microcontrollers

IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
November 15, 2011
If wlb_n is not active, these pins are tristated during t₂, t₃, and t₄ of the bus cycle. The
address/data bus is tristated during a bus hold or reset.
2.2.5 ale—Address Latch Enable (synchronous output)
This signal indicates the presence of an address on the address bus (ad15–ad0 for the IA186ES or
ao15–ao8 and ad7–ad0 for the IA188ES), which is guaranteed to be valid on the falling edge of
ale.
In ONCE mode, this pin is tristated but not during bus hold or reset.
2.2.6 ardy—Asynchronous Ready (level-sensitive asynchronous input)
This asynchronous signal provides an indication to the microcontroller that the addressed I/O
device or memory space will complete a data transfer. This active high signal is asynchronous
with respect to clkouta. If the falling edge of ardy is not synchronized to clkouta, an additional
clock cycle may be added. The ardy or srdy must be synchronized to clkouta to guarantee the
number of inserted wait states.
The ardy should be tied high to maintain a permanent assertion of the ready condition. On the
other hand, if the ardy signal is not used by the system, it should be tied low, which passes
control to the srdy signal.
2.2.7 bhe_n/aden_n (IA186ES only)—Bus High Enable (synchronous output with
tristate)/Address Enable (input with internal pullup)
The bhe_n–bhe_n and address bit ad0 or a0 inform the system which bytes of the data bus
(upper, lower, or both) are involved in the current memory access bus cycle, as shown in
Table 9.
Table 9. Bus Cycle Types for bhe_n and ad0
bhe_n ad0 Type of Bus Cycle
0
0 Word Transfer
0
1 High Byte Transfer (Bits [15–8])
1
0 Low Byte Transfer (Bits [7–0])
1
1 Refresh
The bhe_n does not require latching and during bus hold and reset is tristated. It is asserted
during t₁ and remains so through t₃ and t_w.
The high- and low-byte write enable functions of bhe_n and ad0 are performed by whb_n and
wlb_n, respectively.
®
IA211050902-19
http://www.innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 32 of 154
1-888-824-4184