English
Language : 

IA80C152 Datasheet, PDF (1/32 Pages) InnovASIC, Inc – UNIVERSAL COMMUNICATIONS CONTROLLER
Page 1 of 32
IA80C152
Preliminary Data Sheet
UNIVERSAL COMMUNICATIONS CONTROLLER
FEATURES
• Form, Fit, and Function Compatible
with the Intel® 80C152
• Packaging options available
− 48 Pin Plastic or Ceramic DIP
− 68 Pin Plastic or Ceramic LCC
• 8051 Core with:
− Direct Memory Access(DMA)
− Global Serial Channel (GSC)
− MCS® - 51 Compatible UART
− Two Timers/Counters
− Maskable Interrupts
• Memory
− 256 Bytes Internal RAM
− 64K Bytes Program Memory
− 64K Bytes Data Memory
• 5 or 7 I/O Ports
• Up to 16.5 MHz Clock Frequency
• Two-Channel DMA With Multiple
Transfer Modes
• GSC Provides Support for Multiple
Protocols
− CSMA/CD
− SDLC/HDLC
− User Definable
• Separate Transmit & Receive FIFOs
• Special Protocol Features
− Up to 2.0625 Mbps Serial
Operation
− CSMA and SDLC Frame Formats
with CRC Checking
− Manchester, NRZ, & NRZI Data
Encoding
− Collision Detection & Resolution
in CSMA Mode
− Selectable Full/Half Duplex
(GRXD) P1.0
(GTXD) P1.1
(DENn) P1.2
(TXCn) P1.3
(RXCn) P1.4
(HLDn) P1.5
(HLDAn) P1.6
P1.7
RESETn
(RXD) P3.0
(TXD) P3.1
(INT0n) P3.2
(INT1n) P3.3
(T0) P3.4
(T1) P3.5
(WRn) P3.6
(RDn) P3.7
(A / D0) P0.0
(A / D1) P0.1
(A / D2) P0.2
(A / D3) P0.3
XTAL2
XTAL1
Vss
(1) IA80152 (48)
(2)
(47)
(3) 48 Pin DIP (46)
JA/JC
(4)
(45)
(5)
(44)
(6)
(43)
(7)
(42)
(8)
(41)
(9)
(40)
(10)
(39)
(11)
(38)
(12)
(37)
(13)
(36)
(14)
(35)
(15)
(34)
(16)
(33)
(17)
(32)
(18)
(31)
(19)
(30)
(20)
(29)
(21)
(28)
(22)
(27)
(23)
(26)
(24)
(25)
VDD
P4.0
P4.1
P4.2
P4.3
P4.4
P4.5
P4.6
P4.7
EA
ALE
PSENn
P2.7 (A15)
P2.6 (A14)
P2.5 (A13)
P2.4 (A12)
P2.3 (A11)
P2.2 (A10)
P2.1 (A9)
P2.0 (A8)
P0.7 (A / D7)
P0.6 (A / D6)
P0.5 (A / D5)
P0.4 (A / D4)
Figure 1 - 48 Pin DIP Pinout
Copyright © 2000
innovASIC
[_________The End of Obsolescence™