|
XC2788X Datasheet, PDF (49/140 Pages) Infineon Technologies AG – 16/32-Bit Single-Chip Microcontroller | |||
|
◁ |
XC2788X
XC2000 Family Derivatives / Premium Line
Functional Description
3
Functional Description
The architecture of the XC2788X combines advantages of RISC, CISC, and DSP
processors with an advanced peripheral subsystem in a well-balanced design. On-chip
memory blocks allow the design of compact systems-on-silicon with maximum
performance suited for computing, control, and communication.
The on-chip memory blocks (program code memory and SRAM, dual-port RAM, data
SRAM) and the generic peripherals are connected to the CPU by separate high-speed
buses. Another bus, the LXBus, connects additional on-chip resources and external
resources. This bus structure enhances overall system performance by enabling the
concurrent operation of several subsystems of the XC2788X.
The block diagram gives an overview of the on-chip components and the advanced
internal bus structure of the XC2788X.
3.1
Memory Subsystem and Organization
The memory space of the XC2788X is configured in the von Neumann architecture. In
this architecture all internal and external resources, including code memory, data
memory, registers and I/O ports, are organized in the same linear address space.
Table 8
XC2788X Memory Map 1)
Address Area
Start Loc. End Loc.
IMB register space
Reserved
Reserved for EPSRAM
Emulated PSRAM
FFâFF00H
F0â0000H
E9â0000H
E8â0000H
FFâFFFFH
FFâFEFFH
EFâFFFFH
E8âFFFFH
Reserved for PSRAM
PSRAM
E1â0000H E7âFFFFH
E0â0000H E0âFFFFH
Reserved for Flash
Flash 4
Flash 3
Flash 2
Flash 1
Flash 0
External memory area
External IO area4)
D1â0000H
D0â0000H
CCâ0000H
C8â0000H
C4â0000H
C0â0000H
40â0000H
21â0000H
DFâFFFFH
D0âFFFFH
CFâFFFFH
CBâFFFFH
C7âFFFFH
C3âFFFFH
BFâFFFFH
3FâFFFFH
Area Size2)
256 Bytes
< 1 Mbyte
448 Kbytes
up to
64 Kbytes
448 Kbytes
up to
64 Kbytes
448 Kbytes
64 Kbytes
256 Kbytes
256 Kbytes
256 Kbytes
256 Kbytes3)
8 Mbytes
1 984 Kbytes
Notes
Minus IMB registers
Mirrors EPSRAM
With Flash timing
Mirrors PSRAM
Program SRAM
Minus res. seg.
Data Sheet
49
V1.3, 2014-07
|
▷ |