English
Language : 

BTS56033-LBB_15 Datasheet, PDF (27/69 Pages) Infineon Technologies AG – SPI Power Controller
BTS56033-LBB
Power Stages
6
Power Stages
The high-side power stages are built by N-channel vertical power MOSFETs with charge pumps. There are six
channels implemented in the device. Each channel can be switched on via SPI register OUT or via an input pin,
when available. Channels 2, 3 and 4 provide a load type configuration for bulbs or LEDs in register LGCR (see
Chapter 9.7.4). The load type configuration can be changed in ON- as well as in OFF-state.
6.1
Output ON-State Resistance
The ON-state resistance RDS(ON) depends mainly on the junction temperature Tj. Figure 13 shows the variation of
RDS(ON) across the whole temperature range. The value “1” corresponds to the typical RDS(ON) measured at
TJ = 25°C.
RDS(ON) variation factor ("1" = RDS(ON) typical @ 25°C)
2.00
1.80
1.60
1.40
1.20
1.00
0.80
0.60
0.40
0.20
0.00
-40
-20
0
20
40
60
80
Junction Temperature (°C)
Figure 13 RDS(ON) variation factor
The behavior in reverse polarity mode is described in Chapter 7.
100
120
140
160
6.2
Input Circuit
There are two ways of using the input pins in combination with the register OUT by programming bit HWCR.COL in
register HWCR (see Chapter 9.7.6).
• HWCR.COL = 0: A channel is switched ON either by the according OUT.OUTn bit or by the input pin.
• HWCR.COL = 1: A channel is switched ON by the according OUT.OUTn bit only, when the input pin is “high”. In
this configuration, a PWM signal can be applied to the input pin and the channel is activated by the SPI register
OUT (see Chapter 9.7.1).
The default state (HWCR.COL = 0) is the OR-combination of the input signal and the SPI-bit. In Limp Home Mode
(LHI pin set to “high”) the combinatorial logic is switched to OR-mode to enable a channel activation via the input
pins only.
Figure 14 shows the complete input switch matrix.
Data Sheet
27
Rev. 2.1, 2014-12-05