|
TITAN19244 Datasheet, PDF (1/2 Pages) Infineon Technologies AG – Semiconductor Solutions for High Speed Communications and Fiber Optic Applications | |||
|
PRODUCT BRIEF
Semiconductor Solutions for
High Speed Communications
and Fiber Optic Applications
The Titan 19244 is a highly integrated single chip quad-
port STS-192 SONET/SDH TDM framer and pointer
processor device.
The Titan 19244 provides section, line, and path over-
head processing for quad STS-192/STM-64. The framer
itself takes four 10 Gbit/s (16-bit bus at 622 Mbit/s)
channels on the line side interface, which is compliant
with SFI-4 standard. The framer outputs four STS-192
SONET links on the system side. The system block dia-
gram on the next page depicts a conï¬guration for a quad
OC-192 TDM framer and pointer processor application.
The Titan 19244 is compliant with SONET/SDH standards
ITU G.707, Bellcore GR-253, GR-1377, and ANSI T1.105.
Applications
â SONET/SDH Digital Cross-Connects
â SONET/SDH Terminal Multiplexers
â Long Haul and Metro Network ADM
â Dense Wave Division Multiplexers
â SONET/SDH Add/Drop Multiplexers
â Multi-Service Provisioning
Platforms
Features
â Quad-port STS-192/STM-64
SONET/SDH framer and pointer
processor
â Terminates and generates section
and line overhead layer for
STS-192/STM-64
â Supports pointer processing at
STS-1 granularity for
STS-192/STM-64
â Supports flexible concatenation of
payloads STS-2c, STS-3c, STS-4c,
STS-5c, ⦠STS-12c, ⦠STS-48c, â¦
STS-192c
â Performs frame synchronous
scrambling and de-scrambling of
STS-192
T i t a n 1 9 2 4 4 â Drops/Insertssectionandline
overhead data bytes in the
receive/transmit direction onto an
â Supports BER algorithm for Signal
Fail (SF) and Signal Degrade (SD)
â Supports Terminal Loopback and
external bus on both line side &
Facility Loopback
system side
â Supports Path REI error counting
â Drops/Inserts Data
and Path RDI monitoring
Communications Channel (DCC)
â Supports detection of path
bytes D1-D3, D4-D12 on a serial link
unequipped and payload label
â Provides hardware assistance for
mismatch (Signal Label Mismatch)
APS via K1 & K2 bytes. A separate â Provides four 16-bit LVDS parallel
APS interrupt port is provided per
buses operating at 622 Mbit/s on
port for quad STS-192/STM-64
the line side for quad STS-192
â Supports external timing mode
â Compliant with SFI-4 standard on
â Detects Severely Errored Framing
the Line Side Interface
(SEF), Loss Of Signal (LOS), Loss â Provides four 16-bit LVDS parallel
Of Frame (LOF), Loss Of Pointer
buses at 622 MHz (STS-192
(LOP), and Loss Of Clock (LOC)
SONET links) on the system side
â Monitors Line Alarm Indication
â Supports IEEE1149.1 JTAG testing
Signal (AIS-L), Line Remote Defect
Indication (RDI-L), and Line
Remote Error Indication (REI-L)
â Supports a 32-bit MPC860
Motorola microprocessor
interface
â Handles section trace identifier
(J0) and path trace identifier (J1)
â Meets ITU G.707, GR-253,
GR-1377, and ANSI T1.105
processing
â 1413-pin flip-chip BGA package
â Calculates, monitors, and counts
the Section BIP-8 (B1), Line BIP-8N
(B2), and Path BIP-8 (B3) errors
Titan 19244
SONET/SDH Framer & Pointer Processor
Never stop thinking.
|
▷ |