English
Language : 

IDT74SSTU32864_07 Datasheet, PDF (8/12 Pages) Integrated Device Technology – 1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O
IDT74SSTU32864/A/C/D/G
1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O
COMMERCIAL TEMPERATURE RANGE
OPERATING CHARACTERISTICS, TA = 25ºC (1,2)
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
Supply Voltage
1.7
—
1.9
V
VREF
Reference Voltage
0.49 * VDD
0.5 * VDD
0.51 * VDD
V
VTT
Termination Voltage
VREF– 40mV
VREF
VREF+ 40mV
V
VI
Input Voltage
0
—
VDD
V
VIH
AC High-Level Input Voltage
Data Inputs
VREF+ 250mV
—
—
V
VIL
AC Low-Level Input Voltage
Data Inputs
—
—
VREF– 250mV
V
VIH
DC High-Level Input Voltage
Data Inputs
VREF+ 125mV
—
—
V
VIL
DC Low-Level Input Voltage
Data Inputs
—
—
VREF– 125mV
V
VIH
High-Level Input Voltage
RESET, Cx
0.65 * VDD
—
—
V
VIL
Low-Level Input Voltage
RESET, Cx
—
—
0.35 * VDD
V
VICR
Common Mode Input Voltage
CLK, CLK
0.675
—
1.125
V
VID
Differential Input Voltage
CLK, CLK
600
—
—
mV
IOH
High-Level Output Current
—
—
–8
mA
IOL
Low-Level Output Current
—
—
8
TA
Operating Free-Air Temperature
0
—
70
°C
NOTES:
1. The RESET and Cx inputs of the device must be held at valid levels (not floating) to ensure proper device operation.
2. The differential inputs must not be floating unless RESET is LOW.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: TA = 0°C to +70°C, VDD = 1.8V ±0.1V
Symbol
VOH
VOL
II
IDD
IDDD
Parameter
All Inputs
Static Standby
Static Operating
Dynamic Operating
(Clock Only)
Dynamic Operating
(Per Each Data Input)
Data Inputs
CI
CLK and CLK
RESET
Test Conditions
VDD = 1.7V to 1.9V, IOH = –6mA
VDD = 1.7V to 1.9V, IOL = 6mA
VI = VDD or GND
IO = 0, VDD = 1.9V, RESET = GND
IO = 0, VDD = 1.9V, RESET = VDD, VI = VIH (AC) or VIL (AC)
IO = 0, VDD = 1.8V, RESET = VDD, VI = VIH (AC) or VIL (AC),
CLK and CLK Switching 50% Duty Cycle.
IO = 0, VDD = 1.8V, RESET = VDD,
1:1 Mode
VI = VIH (AC) or VIL (AC), CLK and CLK Switching at
50% Duty Cycle. One Data Input Switching at
1:2 Mode
Half Clock Frequency, 50% Duty Cycle.
VI = VREF ± 250mV
VICR = 0.9V, VID = 600mV
VI = VDD or GND
Min.
Typ. Max.
1.2
—
—
—
—
0.5
–5
—
5
—
—
100
—
—
40
—
—
—
—
—
—
—
—
—
2.5
—
3.5
2
—
3
2
—
4
Unit
V
V
μA
μA
mA
μA/Clock
MHz
μA/Clock
MHz/Data
Input
pF
8