|
IDT82V2088 Datasheet, PDF (50/78 Pages) Integrated Device Technology – OCTAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT | |||
|
◁ |
OCTAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
INDUSTRIAL
TEMPERATURE RANGES
Table-49 INTES: Interrupt Trigger Edges Select Register
(R/W, Address = 13H,33H, 53H,73H,93H,B3H,D3H,F3H)
Symbol
EQ_IES
IBLBA_IES
IBLBD_IES
PRBS_IES
TCLK_IES
DF_IES
AIS_IES
LOS_IES
Bit
Default
Description
7
0
This bit determines the Equalizer out of range interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the EQ_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the EQ_S bit in the STAT0
status register.
6
0
This bit determines the Inband Loopback Activate Code interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the IBLBA_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the IBLBA_S bit in the STAT0
status register.
5
0
This bit determines the Inband Loopback Deactivate Code interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the IBLBD_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the IBLBD_S bit in the STAT0
status register.
4
0
This bit determines the PRBS/QRSS synchronization status interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the PRBS_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the PRBS_S bit in the STAT0
status register.
3
0
This bit determines the TCLK Loss interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the TCLK_LOS bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the TCLK_LOS bit in the
STAT0 status register.
2
0
This bit determines the Driver Failure interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the DF_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the DF_S bit in the STAT0
status register.
1
0
This bit determines the AIS interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the AIS_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the AIS_S bit in the STAT0
status register.
0
0
This bit determines the LOS interrupt event.
= 0: interrupt event is defined as a â0â to â1â transition of the LOS_S bit in the STAT0 status register
= 1: interrupt event is defined as either a â0â to â1â transition or a â1â to â0â transition of the LOS_S bit in the STAT0
status register.
50
|
▷ |