English
Language : 

IDT5V49EE904 Datasheet, PDF (23/29 Pages) Integrated Device Technology – EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V49EE904
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
Default
Bit #
Addr
Register
Hex
7
6
5
4
3
2
1
0
Value
0x56
00
IP3[3:0]_CFG4
RZ3[3:0]_CFG4
0x57
00
IP3[3:0]_CFG5
RZ3[3:0]_CFG5
0x58
00
IP3[3:0]_CFG0
RZ3[3:0]_CFG0
0x59
00
IP3[3:0]_CFG1
RZ3[3:0]_CFG1
0x5A
00
IP3[3:0]_CFG2
RZ3[3:0]_CFG2
0x5B
00
IP3[3:0]_CFG3
RZ3[3:0]_CFG3
0x5C
03
Reserved
D3[6:0]_CFG0
0x5D
03
Reserved
D3[6:0]_CFG1
0x5E
03
Reserved
D3[6:0]_CFG2
0x5F
03
Reserved
D3[6:0]_CFG3
0x60
03
Reserved
D3[6:0]_CFG4
0x61
03
Reserved
D3[6:0]_CFG5
0x62
0C
N3[7:0]_CFG4
0x63
0C
N3[7:0]_CFG5
0x64
0C
N3[7:0]_CFG0
0x65
0C
N3[7:0]_CFG1
0x66
0C
N3[7:0]_CFG2
0x67
0C
N3[7:0]_CFG3
0x68
00
SSVCO[7:0]_CFG0
0x69
00
SSVCO[7:0]_CFG1
0x6A
00
SSVCO[7:0]_CFG2
0x6B
00
SSVCO[7:0]_CFG3
0x6C
00
SSVCO[7:0]_CFG4
0x6D
00
SSVCO[7:0]_CFG5
0x6E
00
SS_D3[7:0]_CFG4
0x6F
00
SS_D3[7:0]_CFG5
0x70
00
SS_D3[7:0]_CFG0
0x71
00
SS_D3[7:0]_CFG1
0x72
00
SS_D3[7:0]_CFG2
0x73
00
SS_D3[7:0]_CFG3
0x74
01
Reserved
0x75
03
OEM0[1:0]
SLEW0[1:0]
INV0
Reserved
S1
S3
0x76
00
0x77
00
0x78
00
0x79
00
0x7A
00
0x7B
00
0x7C
00
OEM1[1:0]
Reserved
OEM3[1:0]
OEM4[1:0]
OEM5[1:0]
Reserved
SLEW1[1:0]
INV1[1:0]
SLEW2[1:0]
SLEW3[1:0]
SLEW4[1:0]
SLEW5[1:0]
SLEW6[1:0]
Reserved
Reserved
INV3[1:0]
INV4[1:0]
INV5[1:0]
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Description
PLL3 Loop Parameter
PLL3 Reference Divide and input
sel
D3[6:0] - 127 step Ref Div
D3 = 0 means power down.
N - Feedback Divider
12 - 4095 (values of “0” through
“11” are not allowed)
SSVCO[7:0] - PLL3 Spread
Spectrum Loop Feedback
Counter
See Addr 0x80:0x85 for
SSVCO[15:8]
SS_D[7:0] - PLL3 Spread
Spectrum Reference Divide
Reserved
Output Controls
S1=1 - OUT1/OUT2 are from
DIV1/DIV2 respectively
S1=0 - Both from DIV2
S3 =1 - OUT3/OUT6 are from
DIV3/DIV6
S3=0 - Both from DIV6
SLEW - see AC Timing
OEM#–output enable mode
x0 - tristated
01 - park low
11 - park high
OEM0 controls OUT0 only
Output Controls
INV1 [CLK1, CLK2]
[0] - normal
[1] - invert clock
OEM1 controls OUT1/OUT2
OEM3 controls OUT3 and OUT6
OEM4 controls OUT4 and OUT4b
OEM5 controls OUT5 and OUT5b
IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR
23
IDT5V49EE904 REV H 022310