ICS853014 Datasheet, PDF (2/19 Pages) Integrated Circuit Systems – LOW SKEW, 1-TO-5 2.5V/3.3V DIFFERENTIAL-TO-LVPECL/ECL FANOUT BUFFER

ICS853014
LOW SKEW, 1-TO-5, DIFFERENTIAL-TO-2.5V, 3.3V LVPECL/ECL FANOUT BUFFER
Table 1. Pin Descriptions
Number
1, 2
3, 4
5, 6
7, 8
9, 10
11
12
13
14
15
16
17
18, 20
19
Name
Q0, Q0
Q1, Q1
Q2, Q2
Q3, Q3
Q4, Q4
V_EE
CLK_SEL
PCLK0
PCLK0
V_BB
PCLK1
PCLK1
V_CC
EN
Type
Description
Output
Differential output pair. LVPECL/ECL interface levels.
Output
Differential output pair. LVPECL/ECL interface levels.
Output
Differential output pair. LVPECL/ECL interface levels.
Output
Differential output pair. LVPECL/ECL interface levels.
Output
Differential output pair. LVPECL/ECL interface levels.
Power
Input
Input
Input
Output
Input
Input
Power
Input
Pulldown
Pulldown
Pullup/
Pulldown
Pulldown
Pullup/
Pulldown
Pulldown
Negative supply pin.
Clock select input. When HIGH, selects PCLK1/PCLK1 inputs. When LOW,
selects PCLK0/PCLK0 inputs. LVTTL / LVCMOS interface levels.
Non-inverting differential LVPECL clock input.
Inverting differential LVPECL clock input. V_CC/2 default when left floating.
Bias voltage.
Non-inverting differential LVPECL clock input.
Inverting differential LVPECL clock input. V_CC/2 default when left floating.
Positive supply pins.
Synchronizing clock enable. When LOW, clock outputs follow clock input.
When HIGH, Qx outputs are forced low, Qx outputs are forced high.
LVTTL/LVCMOS interface levels.
NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
R_PULLDOWN Input Pulldown Resistor
R_VCC/2
Pullup/Pulldown Resistors
Test Conditions
Minimum
Typical
75
50
Maximum
Units
kΩ
kΩ
IDT™ / ICS™ 2.5V, 3.3V LVPECL/ECL FANOUT BUFFER
2
ICS853014BG REV. DNOVEMBER 12, 2007