English
Language : 

IDTQS34XS257 Datasheet, PDF (1/9 Pages) Integrated Device Technology – QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS SYNCHROSWITCH 32:16 MUX/DEMUX
IDTQS34XS257
HIGH-SPEED CMOS SYNCHROSWITCH 32:16 MUX/DEMUX
QUICKSWITCH® PRODUCTS
HIGH-SPEED CMOS
SYNCHROSWITCH™
32:16 MUX/DEMUX
INDUSTRIAL TEMPERATURE RANGE
IDTQS34XS257
FEATURES:
• Enhanced N channel FET with no inherent diode to Vcc
• Bidirectional signal flow
• Flow-through pinout
• Zero propagation delay, zero ground bounce
• 16 banks of 2:1 Mux/Demux
• Port select synchronous to the clock
• Clock enable and asynchronous enable
• Undershoot clamp diodes on all switch and control inputs
• Asynchronous SEL option
• Break-before-make feature
• Bus-hold eliminates floating bus lines and reduces static power
consumption
• Available in 80-pin Millipaq package
DESCRIPTION:
The QS34XS257 is a high-speed CMOS quad 32:16 multiplexer/
demultiplexer. It is organized as four independent quad 2:1 mux/demux
blocks. Port selection and connection, controlled by SEL signals, can be
either asynchronous or synchronous. In the synchronous mode, the A or
B port to Y port connection is updated on the rising edge of the input clock
CLK. Once the port-to-port connection is made, data flow can be bi-
directional with a typical 250ps propagation delay through the switch. Clock
Enable, overriding Asynchronous Enable, and Asynchronous Select con-
trols provide additional design flexibility.
Synchronous controls ease timing constraints in many high speed data
mux/demux applications, such as bank interleaving. The QS34XS257 is
available in the space-saving, 80-pin dual-in-line MillipaQ package.
The QS34XS257 is characterized for operation at -40°C to +85°C.
APPLICATIONS:
• Memory interleaving
FUNCTIONAL BLOCK DIAGRAM
SELn
CLKn
CLKENn
OEn
SYNCn
CONTROL
LOGIC
Yn0
Yn1
Yn2
Yn3
NOTE:
1. One of four blocks shown.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
c 2006 Integrated Device Technology, Inc.
An0
Bn0
An1
Bn1
An2
Bn2
An3
Bn3
JUNE 2006
DSC-5578/3