IDT8T73S208I Datasheet, PDF (1/22 Pages) Integrated Device Technology – 2.5V, 3.3V Differential LVPECL Clock Divider and Fanout Buffer

2.5V, 3.3V Differential LVPECL Clock IDT8T73S208I
Divider and Fanout Buffer
DATA SHEET
General Description
The IDT8T73S208I is a high-performance differential LVPECL clock
divider and fanout buffer. The device is designed for the frequency
division and signal fanout of high-frequency, low phase-noise clocks.
The IDT8T73S208I is characterized to operate from a 2.5V and 3.3V
power supply. Guaranteed output-to-output and part-to-part skew
characteristics make the IDT8T73S208I ideal for those clock
distribution applications demanding well-defined performance and
repeatability. The integrated input termination resistors make
interfacing to the reference source easy and reduce passive
component count. Each output can be individually enabled or
disabled in the high-impedance state controlled by a I²C register. On
power-up, all outputs are enabled.
Features
• One differential input reference clock
• Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
• Integrated input termination resistors
• Eight LVPECL outputs
• Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
• Maximum input clock frequency: 1000MHz
• LVCMOS interface levels for the control inputs
• Individual output enable/disabled by I²C interface
• Output skew: 15ps (typical)
• Output rise/fall times: 350ps (maximum)
• Low additive phase jitter, RMS: 0.182ps (typical)
• Full 2.5V and 3.3V supply voltages
• Available in Lead-free (RoHS 6) 32-Lead VFQFN package
• -40°C to 85°C ambient operating temperature
Block Diagram
IN
nIN
50Ω
f_REF
÷1, ÷2,
÷4, ÷8
50Ω
VT
FSEL[1:0]
Pulldown (2)
2
SDA
SCL
ADR[1:0]
Pullup
Pullup
Pulldown (2)
2
I²C
8
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
Q6
nQ6
Q7
nQ7
Pin Assignment
24 23 22 21 20 19 18 17
FSEL1 25
IN 26
VT 27
nIN 28
V_CC 29
SDA 30
SCL 31
ADR0 32
IDT8T73S208i
32-lead VFQFN
5mm x 5mm x 0.925mm
package body
NL Package, Top View
16 nQ5
15 Q5
14 nQ4
13 Q4
12 nQ3
11 Q3
10 nQ2
9 Q2
12345678
IDT8T73S208BNLI REVISION A OCTOBER 21, 2011
1
©2011 Integrated Device Technology, Inc.