|
IDT75K62234 Datasheet, PDF (1/1 Pages) Integrated Device Technology – 9M Network Search Engine (NSE) with Dual LA-1 Interface (QDR™ II Interface Compliant) | |||
|
9M Network Search
Engine (NSE) with
Dual LA-1 Interface
(QDR⢠II Interface Compliant)
Datasheet
Brief
IDT75K62234
Introduction
With the expanding Internet, all levels of the network must become
faster. This requires high-speed packet searches, which are essential
for routing, but also necessary for higher-level functions such as Quality
of Service (QoS) support and access control. To meet this need, IDT has
developed network search engines that accelerate packet processing at
OC-192 data rates and beyond.
Device Description
The 9M NSE with Dual LA-1 interface is intended to work with NPUs
having a Look Aside Interface. Multiple devices including the 9M Dual
LA-1 NSE can be connected to the same LA-1 interface. Each 9M Dual
LA-1 NSE device may be optionally multi-drop cascaded up to four NSE
devices.
NSE Features
â 128K x 72 (18M) Data and Mask cells
External Interfaces
â Two independent LA-1(QDRII compliant) interfaces
â Full Ternary Content Addressable Memory
- Frequency range from 133MHz up to 250 MHz
â Supports up to 250 Million searches per second
â DynamicDatabaseManagementâ¢
- Supports burst of 2 data transfers
- Echo clocks supported (CQ, CQ)
- ConfigurableDatabasewidths
- Databases are selectable per NSE command
â Programmable Power Management
- Only the selected Database consumes power
- PowerSave logic provides additional power savings
- Dynamic or programmable output impedance control
â PCI2.2compliantinterface
- OptimizedforNSEmanagement
â NSE attached associated SRAM glueless ZBT®Interface
â IEEE 1149.1-2001 compliant JTAG Interface
â Lookup (Search) Instructions
- Standard Lookup
- Multi-HitLookup
Simplified Block Diagram
- Multi-DatabaseLookup
- Re-Issue Multi-Database Lookup
- SimultaneousMulti-DatabaseLookup
â Maintenance Features
- Per entry aging support with notification
- MultiHitInvalidate
- Learn per Database
LA-1
Read
Control
Logic
LA-1
Interface
LA-1
Write
Control
Logic
CAM Core
Segment 0
Segment 1
Segment 2
PCI
Interface
3.3V
TTL
â Search with learn
- Automaticlearning
- Duplicate learn prevention per database
â Multiple return index formats
â Flexible Associated Data Management
- 0, 32, 64, or 128 bits of Associated Data per entry
â Instruction Completion Notification
â Multiple contexts per interface
â Pool of 72-bit Global Mask Registers (shared across contexts)
1.5V
HSTL
LA-1
Read
Control
Logic
LA-1
Interface
LA-1
Write
Control
Logic
Segment n-1
Segment n
ZBT
Interface
2.5V
LVTTL
JTAG Interface
2.5V LVTTL
6461 drw00
â Up to 4 Multi-Drop cascades to a single LA-1 interface
â Parity support for interfaces and CAM core
â Pin compatible with 18M NSE with Dual LA-1 interface
â 35mm x 35mm thermally efficient 900 BGA Package
MAY 2004
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. QDR⢠II- Quad Data Rate DSC-6461/0A
Trademark of Cypress, IDT, Micron, NEC and Samsung). All brands or products are the trademarks or registered trademarks of their respective
owners. ZBT® and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. LA-1 refers to the approved NPF(www.npforum.org)
Look Aside Interface implementation agreement âLook Aside Interface LA-1.0 (www.npforum.org/techinfo/f2001.114.14a.pdf)
|