English
Language : 

IDT74ALVCH162827 Datasheet, PDF (1/6 Pages) Integrated Device Technology – 3.3V CMOS 20-BIT BUFFER/ DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH162827
3.3V CMOS 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
3.3V CMOS 20-BIT BUFFER/
DRIVER WITH 3-STATE
OUTPUTS AND BUS-HOLD
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVCH162827
FEATURES:
• 0.5 MICRON CMOS Technology
• Typical tSK(o) (Output Skew) < 250ps
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
• VCC = 3.3V ± 0.3V, Normal Range
• VCC = 2.7V to 3.6V, Extended Range
• VCC = 2.5V ± 0.2V
• CMOS power levels (0.4µ W typ. static)
• Rail-to-Rail output swing for increased noise margin
• Available in TSSOP package
DRIVE FEATURES:
• Balanced Output Drivers: ±12mA
• Low switching noise
APPLICATIONS:
• 3.3V high speed systems
• 3.3V and lower voltage computing systems
DESCRIPTION:
This 20-bit buffer/driver is built using advanced dual metal CMOS technology.
The ALVCH162827 device provides high-performance bus interface buffering
for wide data/address paths or busses carrying parity. Two pairs of NAND-ed
output enable controls offer maximum control flexibility and are organized to
operate the device as two 10-bit buffers or one 20-bit buffer. Flow-through
organization of signal pins facilitates ease of layout. All inputs are designed with
hysteresis for improved noise margin.
The ALVCH162827 has series resistors in the device output structure which
will significantly reduce line noise when used with light loads. This driver has
been designed to drive ±12mA at the designated threshold levels.
The ALVCH162827 has “bus-hold” which retains the inputs’ last state
whenever the input bus goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
FUNCTIONAL BLOCK DIAGRAM
1OE1 1
56
1OE2
1A1 55
2OE1 28
29
2OE2
2 1Y1
2A1 42
15 2Y1
TO NINE OTHER CHANNELS
TO NINE OTHER CHANNELS
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
©2003 Integrated Device Technology, Inc.
OCTOBER 2003
DSC-4567/3