IDT72131 Datasheet, PDF (1/13 Pages) Integrated Device Technology – CMOS PARALLEL-TO-SERIAL FIFO 2048 X 9 4096 X 9

Integrated Device Technology, Inc.
CMOS PARALLEL-TO-SERIAL FIFO
2048 X 9
4096 X 9
IDT72131
IDT72141
FEATURES:
• 35ns parallel port access time, 45ns cycle time
• 50MHz serial port shift rate
• Expandable in depth and width with no external
components
• Programmable word lengths including 7-9, 16-18, 32-36
bit using Flexishift™ serial output without using any
additional components
• Multiple status flags: Full, Almost-Full (1/8 from full),
Half-Full, Almost Empty (1/8 from empty), and Empty
• Asynchronous and simultaneous read and write
operations
• Dual-Port zero fall-through architecture
• Retransmit capability in single device mode
• Produced with high-performance, low power CMOS
technology
• Available in 28-pin plastic DIP
• Industrial temperature range (-40^oC to +85^oC) is avail-
able, tested to military electrical specifications
DESCRIPTION:
The IDT72131/72141 are high-speed, low power parallel-
to-serial FIFOs. These FIFOs are ideally suited to serial
communications applications, tape/disk controllers, and local
area networks (LANs). The IDT72131/72141 can be config-
ured with the IDTs serial-to-parallel FIFOs (IDT72132/72142)
for bidirectional serial data buffering.
The FIFO has a 9-bit parallel input port and a serial output
port. Wider and deeper parallel-to-serial data buffers can be
built using multiple IDT72131/72141 chips. IDTs unique
Flexishift serial expansion logic (SOX, NR) makes width
expansion possible with no additional components. These
FIFOs will expand to a variety of word widths including 8, 9, 16,
and 32 bits. The IDT72131/141 can also be directly connected
for depth expansion.
Five flags are provided to monitor the FIFO. The full and
empty flags prevent any FIFO data overflow or underflow
conditions. The almost-full (7/8), half-full, and almost empty
(1/8) flags signal memory utilization within the FIFO.
The IDT72131/72141 is fabricated using IDTs high-speed
submicron CMOS technology.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
W
WRITE
POINTER
D0-D 8
RAM ARRAY
2048 x 9
4096 x 9
EF
FLAG
AEF
LOGIC
/HF
FF
NEXT READ
POINTER
NR
RS
FL/RT
RESET LOGIC
XI
EXPANSION
LOGIC
XO/
SOCP
SERIAL OUTPUT
CIRCUITRY
SOX
SO
Q4 Q6 Q7 Q8
2751 drw 01
W
D4
D3
D2
D₁
D0
XI
SOX
SOCP
SO
AEF
FF
Q4
GND
1
28
Vcc
2
27
D5
3
26
D6
4
25
D7
5
24
D8
6
P28-1
23
FL/RT
7
&
C28-3 ²²
RS
8
21
EF
9
20
XO/HF
10
19
GND
11
18
Q8
12
17
Q7
13
16
Q6
14
15
NR
DIP
TOP VIEW
2751 drw 02a
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc.
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
5.34
DECEMBER 1996
DSC-2751/6
1