IDT7134LA Datasheet, PDF (1/11 Pages) Integrated Device Technology – HIGH-SPEED 4K x 8 DUAL-PORT STATIC SRAM

HIGH-SPEED
4K x 8 DUAL-PORT
STATIC SRAM
IDT7134SA/LA
Features
x _{High-speed access}
– Military: 25/35/45/55/70ns (max.)
– Industrial: 55ns (max.)
– Commercial: 20/25/35/45/55/70ns (max.)
x _{Low-power operation}
– IDT7134SA
Active: 700mW (typ.)
Standby: 5mW (typ.)
– IDT7134LA
Active: 700mW (typ.)
Standby: 1mW (typ.)
x _{Fully asynchronous operation from either port}
x _{Battery backup operation—2V data retention}
x _{TTL-compatible; single 5V (±10%) power supply}
x _{Available in 48-pin DIP, LCC, Flatpack and 52-pin PLCC}
x _{Military product compliant to MIL-PRF-38535 QML}
x _{Industrial temperature range (–40°C to +85°C) is available for}
selected speeds
Description
The IDT7134 is a high-speed 4K x 8 Dual-Port Static RAM
designed to be used in systems where on-chip hardware port arbitration
is not needed. This part lends itself to those systems which cannot
tolerate wait states or are designed to be able to externally arbitrate or
withstand contention when both sides simultaneously access the
same Dual-Port RAM location.
The IDT7134 provides two independent ports with separate control,
address, and I/O pins that permit independent, asynchronous access
for reads or writes to any location in memory. It is the user’s responsibility
to ensure data integrity when simultaneously accessing the same
memory location from both ports. An automatic power down feature,
controlled by CE, permits the on-chip circuitry of each port to enter a
very low standby power mode.
Fabricated using IDT’s CMOS high-performance technology, these
Dual-Port typically operate on only 700mW of power. Low-power (LA)
versions offer battery backup data retention capability, with each port
typically consuming 200µW from a 2V battery.
The IDT7134 is packaged on either a sidebraze or plastic 48-pin
DIP, 48-pin LCC, 52-pin PLCC and 48-pin Flatpack. Military grade
product is manufactured in compliance with the latest revision of MIL-
PRF-38535 QML, making it ideally suited to military temperature
applications demanding the highest level of performance and reliability.
Functional Block Diagram
R/WL
CEL
R/WR
CER
OEL
I/O0L- I/O7L
COLUMN
I/O
COLUMN
I/O
OER
I/O0R- I/O7R
A0L- A11L
LEFT SIDE
ADDRESS
DECODE
LOGIC
MEMORY
ARRAY
1
RIGHT SIDE
ADDRESS
DECODE
LOGIC
A0R- A11R
2720 drw 01
JUNE 1999
DSC-2720/9