|
IDT7130SA_06 Datasheet, PDF (1/19 Pages) Integrated Device Technology – HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM | |||
|
HIGH SPEED
1K X 8 DUAL-PORT
STATIC SRAM
IDT7130SA/LA
IDT7140SA/LA
Features
â High-speed access
â Commercial: 20/25/35/55/100ns (max.)
â Industrial: 25/55/100ns (max.)
â Military: 25/35/55/100ns (max.)
â Low-power operation
â IDT7130/IDT7140SA
â Active: 550mW (typ.)
â Standby: 5mW (typ.)
â IDT7130/IDT7140LA
â Active: 550mW (typ.)
â Standby: 1mW (typ.)
â MASTER IDT7130 easily expands data bus width to 16-or-
more-bits using SLAVE IDT7140
â On-chip port arbitration logic (IDT7130 Only)
â BUSY output flag on IDT7130; BUSY input on IDT7140
â INT flag for port-to-port communication
â Fully asynchronous operation from either port
â Battery backup operationâ2V data retention (LA only)
â TTL-compatible, single 5V ±10% power supply
â Military product compliant to MIL-PRF-38535 QML
â Industrial temperature range (â40°C to +85°C) is available
for selected speeds
â Available in 48-pin DIP, LCC and Ceramic Flatpack, 52-pin
PLCC, and 64-pin STQFP and TQFP
â Green parts available, see ordering information
Functional Block Diagram
OEL
CEL
R/WL
OER
CER
R/WR
I/O0L- I/O7L
BUSYL(1,2)
A9L
A0L
I/O
Control
I/O
Control
Address
Decoder
10
CEL
OEL
R/WL
MEMORY
ARRAY
ARBITRATION
and
INTERRUPT
LOGIC
Address
Decoder
10
CER
OER
R/WR
INTL(2)
NOTES:
1. IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor.
IDT7140 (SLAVE): BUSY is input.
2. Open drain output: requires pullup resistor.
1
©2006 Integrated Device Technology, Inc.
,
I/O0R-I/O7R
BUSYR(1,2)
A9R
A0R
INTR(2)
2689 drw 01
APRIL 2006
DSC-2689/13
|
▷ |