IDT71128 Datasheet, PDF (1/8 Pages) Integrated Device Technology – CMOS Static RAM 1 Meg (256K x 4-Bit) Revolutionary Pinout

CMOS Static RAM
1 Meg (256K x 4-Bit)
Revolutionary Pinout
IDT71128
Features
x _{256K x 4 advanced high-speed CMOS static RAM}
x _{JEDEC revolutionary pinout (center power/GND) for}
reduced noise.
x _{Equal access and cycle times}
— Commercial and Industrial: 12/15/20ns
x _{One Chip Select plus one Output Enable pin}
x _{Bidirectional inputs and outputs directly}
TTL-compatible
x _{Low power consumption via chip deselect}
x _{Available in a 32-pin 400 mil Plastic SOJ.}
Functional Block Diagram
A0
Description
The IDT71128 is a 1,048,576-bit high-speed static RAM
organized as 256K x 4. It is fabricated using IDT’s high-perfor-
mance, high-reliability CMOS technology. This state-of-the-art
technology, combined with innovative circuit design techniques,
provides a cost-effective solution for high-speed memory needs.
The JEDEC centerpower/GND pinout reduces noise generation
and improves system performance.
The IDT71128 has an output enable pin which operates as fast
as 6ns, with address access times as fast as 12ns available. All
bidirectional inputs and outputs of the IDT71128 are TTL-compat-
ible and operation is from a single 5V supply. Fully static asyn-
chronous circuitry is used; no clocks or refreshes are required for
operation.
The IDT71128 is packaged in a 32-pin 400 mil Plastic SOJ.
ADDRESS
DECODER
A17
4
4
I/O0 - I/O3
1,048,576-BIT
MEMORY
ARRAY
.
I/O CONTROL
CS
WE
OE
CONTROL
LOGIC
1
©2000 Integrated Device Technology, Inc.
3483 drw 01
FEBRUARY 2001
DSC-3483/09