|
IDT70V261S_12 Datasheet, PDF (1/17 Pages) Integrated Device Technology – HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM | |||
|
HIGH-SPEED 3.3V
16K x 16 DUAL-PORT
Â
STATIC RAM
IDT70V261S/L
Features
â True Dual-Ported memory cells which allow simultaneous
access of the same memory location
â High-speed access
â Commercial: 25/35/55ns (max.)
â Industrial: 25ns (max.)
â Low-power operation
â IDT70V261S
Active: 300mW (typ.)
Standby: 3.3mW (typ.)
â IDT70V261L
Active: 300mW (typ.)
Standby: 660µW (typ.)
â Separate upper-byte and lower-byte control for multiplexed
bus compatibility
â IDT70V261 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
â M/S = VIH for BUSY output flag on Master
M/S = VIL for BUSY input on Slave
â Interrupt Flag
â On-chip port arbitration logic
â Full on-chip hardware support of semaphore signaling
between ports
â Fully asynchronous operation from either port
â TTL-compatible, single 3.3V (±0.3V) power supply
â Available in a 100-pin TQFP, Thin Quad Plastic Flatpack
â Industrial temperature range (-40°C to +85°C) is available
for selected speed
â Green parts available, see ordering information
Functional Block Diagram
R/WL
UBL
R/WR
UBR
LBL
CEL
OEL
LBR
CER
OER
I/O8L-I/O15L
I/O0L-I/O7L
BUSYL(1,2)
A13L
A0L
I/O
Control
I/O
Control
Address
Decoder
MEMORY
ARRAY
14
14
CEL
OEL
R/WL
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
SEML
INTL(2)
NOTES:
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
2. BUSY and INT outputs are non-tri-stated push-pull.
©2012 Integrated Device Technology, Inc.
M/S
1
Address
Decoder
I/O8R-I/O15R
I/O0R-I/O7R
BUSYR (1,2)
A13R
A0R
CER
OER
R/WR
SEMR
INTR(2)
3040 drw 01
SEPTEMBER 2012
DSC-3040/11
|
▷ |