English
Language : 

IDT70V24S Datasheet, PDF (1/17 Pages) Integrated Device Technology – HIGH-SPEED 3.3V 4K x 16 DUAL-PORT STATIC RAM
Integrated Device Technology, Inc.
HIGH-SPEED 3.3V
4K x 16 DUAL-PORT
STATIC RAM
IDT70V24S/L
FEATURES:
• True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
• High-speed access
— Commercial: 25/35/55ns (max.)
• Low-power operation
— IDT70V24S
Active: 230mW (typ.)
Standby: 3.3mW (typ.)
— IDT70V24L
Active: 230mW (typ.)
Standby: .66mW (typ.)
• Separate upper-byte and lower-byte control for
multiplexed bus compatibility
• IDT70V24 easily expands data bus width to 32 bits or
more using the Master/Slave select when cascading
more than one device
• M/S = H for BUSY output flag on Master
M/S = L for BUSY input on Slave
• Busy and Interrupt Flags
• Devices are capable of withstanding greater than 2001V
electrostatic charge.
• On-chip port arbitration logic
• Full on-chip hardware support of semaphore signaling
between ports
• Fully asynchronous operation from either port
• LVTTL-compatible, single 3.3V (±0.3V) power supply
• Available in 84-pin PGA, 84-pin PLCC, and 100-pin
TQFP
DESCRIPTION:
The IDT70V24 is a high-speed 4K x 16 Dual-Port Static
RAM. The IDT70V24 is designed to be used as a stand-alone
64K-bit Dual-Port RAM or as a combination MASTER/SLAVE
FUNCTIONAL BLOCK DIAGRAM
R/WL
UBL
R/ WR
UBR
LBL
LBR
CEL
CER
OEL
OER
I/O8L-I/O 15L
I/O0L-I/O 7L
BUSYL(1,2)
A11L
A0L
NOTES:
1. (MASTER):
BUSY is output;
(SLAVE): BUSY
is input.
2. BUSY outputs
and INT outputs
are non-tri-stated
push-pull.
SEML
INTL(2)
I/O
Control
I/O
Control
Address
Decoder
12
CEL
OEL
R/ WL
MEMORY
ARRAY
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
M/S
Address
Decoder
12
CER
OER
R/WR
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
©1996 Integrated Device Technology, Inc.
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
6.38
I/O8R-I/O 15R
I/O0R-I/O 7R
BUSYR(1,2)
A11R
A0R
SEMR
INTR(2)
2911 drw 01
OCTOBER 1996
DSC-2911/3
1