IDT709149S_15 Datasheet, PDF (1/10 Pages) Integrated Device Technology – HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS PIPELINED DUAL-PORT SRAM

HIGH-SPEED 36K (4K x 9-BIT)
SYNCHRONOUS PIPELINED
DUAL-PORT SRAM
IDT709149S
Features
◆ _{Architecture based on Dual-Port SRAM cells}
– Allows full simultaneous access from both ports
◆ _{High-speed clock-to-data output times}
– Commercial: 8/10/12ns (max.)
– Industrial: 10ns (max.)
◆ _{Low-power operation}
– IDT709149S
Active: 1500mW (typ.)
Standby: 75mW (typ.)
◆ _{4K X 9 bits}
◆ _{13ns cycle time, 76MHz operation in pipeline mode}
– Self-timed write allows for fast cycle times
Functional Block Diagram
◆ _{Synchronous operation}
– 4ns setup to clock, 1ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 8ns clock to data out
◆ _{TTL-compatible, single 5V (±10%) power supply}
◆ _{Clock Enable feature}
◆ _{Guaranteed data output hold times}
◆ _{Industrial temperature range (–40°C to +85°C) is available}
for selected speeds
◆ _{Green parts available, see ordering information}
I/O0-8L
OEL
CLKL
CLKENL
R/WL
CEL
REG
WRITE
LOGIC
MMYAAREERRMMRAOOAYRRYY
WRITE
LOGIC
SENSE
SENSE
AMPS _{DECODER DECODER} AMPS
I/O0-8R
FT/PIPEDR
0/1
0
1
REG
en
REG
en
Self-
timed
Write
Logic
A0L-A11L A0R-A11R
Self-
timed
Write
Logic
OER
CLKR
CLKENR
REG
R/WR
CER
3494 drw 01
1
©2015 Integrated Device Technology, Inc.
APRIL 2015
DSC-3494/7