English
Language : 

IDT5V994 Datasheet, PDF (1/9 Pages) Integrated Device Technology – 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK-TM PLUS
IDT5V994
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PLUS
3.3V PROGRAMMABLE
SKEW PLL CLOCK DRIVER
TURBOCLOCK™ PLUS
INDUSTRIAL TEMPERATURE RANGE
IDT5V994
FEATURES:
• Ref input is 5V tolerant
• 4 pairs of programmable skew outputs
• Low skew: 200ps same pair, 250ps all outputs
• Selectable positive or negative edge synchronization:
Excellent for DSP applications
• Synchronous output enable
• Input frequency: 17.5MHz to 133MHz
• Output frequency: 17.5MHz to 133MHz
• 2x, 4x, 1/2, and 1/4 outputs (of VCO frequency)
• 3-level inputs for skew control
• PLL bypass for DC testing
• External feedback, internal loop filter
• 12mA balanced drive outputs
• Low Jitter: <200ps cycle-to-cycle
• Available in PLCC and TQFP packages
DESCRIPTION
The IDT5V994 is a high fanout 3.3V PLL based clock driver intended for
high performance computing and data-communications applications. A key
feature of the programmable skew is the ability of outputs to lead or lag the
REF input signal. The IDT5V994 has eight programmable skew outputs in
four banks of 2. Skew is controlled by 3-level input signals that may be hard-
wired to appropriate HIGH-MID-LOW levels.
When the sOE pin is held low, all the outputs are synchronously enabled.
However, if sOE is held high, all the outputs except 3Q0 and 3Q1 are
synchronously disabled.
Furthermore, when the PE is held high, all the outputs are synchronized
with the positive edge of the REF clock input. When PE is held low, all the
outputs are synchronized with the negative edge of REF. The IDT5V994
has LVTTL outputs with 12mA balanced drive outputs.
FUNCTIONAL BLOCK DIAGRAM
PE TEST
REF
PLL
FB
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
c 2002 Integrated Device Technology, Inc.
sOE
Skew
Select
3
3
1F1:0
Skew
Select
3
3
2F1:0
Skew
Select
3
3
3F1:0
Skew
Select
3
3
4F1:0
1
1Q0
1Q1
2Q0
2Q1
3Q0
3Q1
4Q0
4Q1
AUGUST 2002
DSC 5828/4