ICSSSTVF16859B Datasheet, PDF (1/10 Pages) Integrated Device Technology – DDR 13-Bit to 26-Bit Registered Buffer

ICSSSTVF16859B
DDR 13-Bit to 26-Bit Registered Buffer
Recommended Applications:
• DDR Memory Modules:
- DDRI (PC1600, PC2100)
- DDR333 (PC2700)
- DDRI-400 (PC3200)
• Provides complete DDR DIMM logic solution with
ICS93V857 or ICS95V857
• SSTL_2 compatible data registers
Product Features:
• Differential clock signals
• Meets SSTL_2 signal data
• Supports SSTL_2 class I specifications on outputs
• Low-voltage operation
- V_DD = 2.3V to 2.7V
• Available in 64 pin TSSOP and 56 pin MLF packages
Truth Table¹
RESET#
L
H
H
H
Inputs
CLK
CLK#
X or
X or
Floating Floating
↑
↓
↑
↓
L or H L or H
Q Outputs
D
Q
X or
Floating
L
H
H
L
L
X
Q₀₍₂₎
Notes:
1. H = "High" Signal Level
L = "Low" Signal Level
↑ = Transition "Low"-to-"High"
↓ = Transition "High"-to-"Low"
X = Don't Care
2. Output level before the indicated steady state
input conditions were established.
Block Diagram
CLK
CLK#
RESET#
D1
VREF
R
CLK
D1
Q1A
Q1B
Q7A 1
Q6A
Q5A
Q4A
Q3A
Q2A
Q1A
Q13B
VDDQ
Q12B
Q11B
Q10B
Q9B
Q8B14
Q13A
Q12A
Q11A
Q10A
Q9A
VDDQ
GND
Q8A
Q7A
Q6A
Q5A
Q4A
Q3A
Q2A
GND
Q1A
Q13B
VDDQ
Q12B
Q11B
Q10B
Q9B
Q8B
Q7B
Q6B
GND
VDDQ
Q5B
Q4B
Q3B
Q2B
Q1B
Pin Configuration
1
64
2
63
3
62
4
61
5
60
6
59
7
58
8
57
9
56
10
55
11
54
12
53
13
52
14
51
15
50
16
49
17
48
18
47
19
46
20
45
21
44
22
43
23
42
24
41
25
40
26
39
27
38
28
37
29
36
30
35
31
34
32
33
VDDQ
GND
D13
D12
VDD
VDDQ
GND
D11
D10
D9
GND
D8
D7
RESET#
GND
CLK#
CLK
VDDQ
VDD
VREF
D6
GND
D5
D4
D3
GND
VDDQ
VDD
D2
D1
GND
VDDQ
64-Pin TSSOP
6.10 mm. Body, 0.50 mm. pitch
56
43
ICSSSTVF16859B
42 D10
D9
D8
D7
RESET#
GND
CLK#
CLK
VDDQ
VDD
VREF
D6
D5
29 D4
15
28
1019B—03/15/05
To 12 Other Channels
56-pin FVQFN (MLF2)