English
Language : 

ICS9LPRS535_10 Datasheet, PDF (1/17 Pages) Integrated Device Technology – 48-pin CK505 for Intel Systems
Integrated
Circuit
Systems, Inc.
ICS9LPRS535
Datasheet
48-pin CK505 for Intel Systems
Recommended Application:
48-pin Low Cost CK505 w/fully integrated VREG and series
resistors on differential outputs
Output Features:
• Integrated Series Resistors on differential outputs
• 2 - CPU differential push-pull pairs
• 4 - SRC differential push-pull pairs
• 1 - CPU/SRC selectable differential push-pull pair
• 1 - SRC/DOT selectable differential push-pull pair
• 1- SRC/Stop_Inputs selectable differential push-pull pair
• 1 - 25MHz SE1 output for Wake-on-Lan applications
• 3 - PCI, 33MHz
• 1 - USB, 48MHz
• 1 - REF, 14.31818MHz
Key Specifications:
• CPU outputs cycle-cycle jitter < 85ps
• SRC output cycle-cycle jitter < 125ps
• PCI outputs cycle-cycle jitter < 250ps
• +/-100ppm frequency accuracy on all clocks
Features/Benefits:
• Supports spread spectrum modulation, default is 0.5%
down spread
• Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
Not recommended for new designs. The last time
buy date for this product is 5/19/2011. Please refer
to PDN K-10-18.
Table 1: CPU Frequency Select Table
FSLC2 FSLB1 FSLA1
B0b7 B0b6 B0b5
CPU
MHz
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
0
0
0
266.66
0
0
1
133.33
0
1
0
200.00
0
1
1
166.66 100.00 33.33 14.318 48.00
1
0
0
333.33
1
0
1
100.00
1
1
0
400.00
1
1
1
Reserved
1. FSLA and FSLB are low-threshold inputs.Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FSLC is a three-level input. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
DOT
MHz
96.00
Pin Configuration
1461A—07/28/09
PCI0/CR#_A 1
48 SCLK
VDDPCI 2
47 SDATA
PCI4/SRC5_EN 3
46 REF0/FSLC/TEST_SEL
PCI_F5/ITP_EN 4
45 VDDREF
GNDPCI 5
44 X1
VDD48 6
43 X2
USB_48MHz/FSLA 7
42 GNDREF
GND48 8
41 FSLB/TEST_MODE
VDD96_IO 9
40 CK_PWRGD/PD#
DOT96T_LPR/SRCT0_LPR 10
39 VDDCPU
DOT96C_LPR/SRCC0_LPR 11
38 CPUT0_LPR
GND 12
37 CPUC0_LPR
VDD 13
36 GNDCPU
SE1 14
35 CPUT1_LPR_F
GND 15
34 CPUC1_LPR_F
SRCT2_LPR/SATAT_LPR 16
33 VDDCPU_IO
SRCC2_LPR/SATAC_LPR 17
32 CPUT2_ITP_LPR/SRCT8_LPR
GNDSRC 18
31 CPUC2_ITP_LPR/SRCC8_LPR
SRCT3_LPR/CR#_C 19
30 VDDSRC_IO
SRCC3_LPR/CR#_D 20
29 SRCT7_LPR/CR#_F
VDDSRC_IO 21
28 SRCC7_LPR/CR#_E
SRCT4_LPR 22
27 GNDSRC
SRCC4_LPR 23
26 VDDSRC
CPU_STOP#/SRCC5_LPR 24
25 PCI_STOP#/SRCT5_LPR
48-SSOP/TSSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.