English
Language : 

F1956 Datasheet, PDF (1/23 Pages) Integrated Device Technology – 7-Bit 0.25 dB Wideband Digital Step Attenuator
F1956
Datasheet
7-Bit 0.25 dB Wideband Digital Step Attenuator
1 to 6000 MHz
GENERAL DESCRIPTION
This document describes the specification for the
F1956 Digital Step Attenuator. The F1956 is part of
IDT’s Glitch-FreeTM family of DSAs optimized for the
demanding requirements of Base Station (BTS) radio
cards and numerous other non-BTS applications. This
device is offered in compact 5 mm x 5 mm 32-pin
package with 50  input and output impedance for
ease of integration into the radio or RF system.
COMPETITIVE ADVANTAGE
The F1956 offers very high reliability due to its
construction from a monolithic silicon die in a QFN
package. The insertion loss is very low with minimal
distortion. Additionally the device is designed to have
extremely accurate attenuations levels. These
accurate attenuation level improves system SNR
and/or ACLR by ensuring system gain is as close to
targeted level as possible. Also, the very fast settling
time in parallel mode is ideal for fast switching
systems. Finally, the device is Glitch-FreeTM with less
than 2 dB of ringing across the attenuation range in
stark contrast to competing DSAs that glitch as much
as 10 dB during MSB state changes.
 Lowest insertion loss for best SNR
 Glitch-FreeTM technology to protect PA or
ADC during transitions between attenuation
states.
 Extremely accurate attenuation levels
 Ultra low distortion
 MSL1 and 2000 V HBM ESD
ORDERING INFORMATION
Tape &
Reel
F1956NBGI8
Green
FEATURES
 Serial & 7-bit Parallel Interface
 31.75 dB Range
 0.25 dB steps
 Glitch-FreeTM: low transient overshoot
 500 ns settling time
 Ultra linear > 64 dBm IIP3
 Low Insertion Loss < 1.7 dB @ 4 GHz
 Attenuation error < ±0.2 dB @ 4 GHz
 Bi-directional RF use
 3.3 V or 5 V Supply
 1.8 V or 3.3 V control logic
 Low Current Consumption: 350 μA typical
 -40 °C to +105 °C operating temperature
 5 mm x 5 mm Thin QFN 32 pin package
FUNCTIONAL BLOCK DIAGRAM
RF1
Glitch-FreeTTMM
RF2
Bias
Decoder
SPI
VMODE
D[6:0] A[2:0]
CLK DATA LE
Part# Details
Part#
Freq Range
(MHz)
Resolution /
Range (dB)
Control
IL
(dB)
Pinout
F1950
150 - 4000
0.25 / 31.75
Parallel &
Serial
1.3
PE43702
PE43701
F1951 100 - 4000 0.50 / 31.5
Serial
Only
1.2 HMC305
F1952 100 – 4000 0.50 / 15.5
Serial
Only
0.9 HMC305
F1953 400 – 4000
0.50 / 31.5
Parallel &
Serial
1.3
PE4302
DAT-31R5
F1956
1 - 4000
0.25 / 31.75
Parallel &
Serial
1.4
PE43705,
PE43712,
RFSA3715
F1912 1 – 4000
0.50 / 31.5
Parallel &
Serial
1.6
PE4312
PE4302
F1956, Rev 2 04/08/2016
1
© 2016 Integrated Device Technology, Inc.