|
9DB1933 Datasheet, PDF (1/17 Pages) Integrated Device Technology – Nineteen Output Differential Buffer for PCIe Gen3 | |||
|
Nineteen Output Differential Buffer for PCIe Gen3
DATASHEET
9DB1933
Recommended Application
19 output PCIe Gen3 zero-delay/fanout buffer
General Description
The 9DB1933 zero-delay buffer supports PCIe Gen3
requirements, while being backwards compatible to PCIe Gen2
and Gen1. The 9DB1933 is driven by a differential SRC output
pair from an IDT 932S421, 932SQ420, or equivalent, main
clock generator. It attenuates jitter on the input clock and has a
selectable PLL bandwidth to maximize performance in systems
with or without Spread-Spectrum clocking.
Output Features
⢠19 - 0.7V current mode differential HCSL output pairs
Features/Benefits
⢠8 Selectable SMBus Addresses/Mulitple devices can share
the same SMBus Segment
⢠11 dedicated and 3 group OE# pins/Hardware control of the
outputs
⢠PLL or bypass mode/PLL can dejitter incoming clock
⢠Selectable PLL bandwidth/minimizes jitter peaking in
downstream PLL's
⢠Spread Spectrum Compatible/tracks spreading input clock
for low EMI
⢠SMBus Interface/unused outputs can be disabled
⢠Supports undriven differential outputs in Power Down mode
for power management
Key Specifications
⢠Cycle-to-cycle jitter <50ps
⢠Output-to-output skew < 150 ps
⢠PCIe Gen3 phase jitter < 1.0ps RMS
Functional Block Diagram
OE(17_18)#
OE(15_16)# 13
OE(14:5)#,
OE_01234#
DIF_IN
DIF_IN#
HIGH_BW#
CKPWRGD/PD#
SMB_A0
SMB_A1
SMB_A2_PLLBYP#
SMBDAT
SMBCLK
Logic
PLL
(SS Compatible)
19
DIF(18:0)
IREF
IDT® Nineteen Output Differential Buffer for PCIe Gen3
1
1676Aâ07/12/10
|
▷ |