|
89HPES34H16 Datasheet, PDF (1/45 Pages) Integrated Device Technology – Sixteen maximum switch ports | |||
|
34-Lane 16-Port
PCI Express® Switch
®
89HPES34H16
Data Sheet
Device Overview
The 89HPES34H16 is a member of the IDT PRECISE⢠family of
PCI Express® switching solutions. The PES34H16 is a 34-lane, 16-port
peripheral chip that performs PCI Express packet switching with a
feature set optimized for high-performance applications such as servers,
storage, and communications/networking. It provides connectivity and
switching functions between a PCI Express upstream port and up to
fifteen downstream ports and supports switching between downstream
ports.
Features
â High Performance PCI Express Switch
â Sixteen maximum switch ports
⢠Up to three x8 ports that bifurcate up to six x4 ports
⢠Ten x1 ports
â Thirty-four 2.5 Gbps embedded SerDes
⢠Supports pre-emphasis and receive equalization on per-port
basis
â Low-latency cut-through switch architecture
â Support for Max Payload Size up to 2048 bytes
â Supports two virtual channels and eight traffic classes
â PCI Express Base Specification Revision 1.1 compliant
â Flexible Architecture with Numerous Configuration Options
â Port arbitration schemes utilizing round robin algorithms
â Automatic per port link width negotiation from x8 to x4 to x2 or
x1
â Automatic lane reversal on all ports
â Automatic polarity inversion on all lanes
â Supports locked transactions, allowing use with legacy soft-
ware
â Ability to load device configuration from serial EEPROM
â Ability to control device via SMBus
â Highly Integrated Solution
â Requires no external components
â Incorporates on-chip internal memory for packet buffering and
queueing
â Integrates thirty-four 2.5 Gbps embedded full duplex SerDes,
8B/10B encoder/decoder (no separate transceivers needed)
â Reliability, Availability, and Serviceability (RAS) Features
â Redundant upstream port failover capability
â Supports optional PCI Express end-to-end CRC checking
Block Diagram
x8/x4/x2/x1
SerDes
DL/Transaction Layer
x8/x4/x2/x1
SerDes
DL/Transaction Layer
x8/x4/x2/x1
SerDes
DL/Transaction Layer
Route Table
Frame Buffer
16-Port Switch Core
Port
Arbitration
Scheduler
DL/Transaction Layer
SerDes
DL/Transaction Layer
SerDes
.......
(10)
DL/Transaction Layer
SerDes
x8/x4/x2/x1
x1
x1
34 PCI Express Lanes
Up to 6 x4 ports and 10 x1 Ports
Figure 1 Internal Block Diagram
ï£ 2011 Integrated Device Technology, Inc.
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 45
October 3, 2011
|
▷ |