English
Language : 

89HPES16H16 Datasheet, PDF (1/36 Pages) Integrated Device Technology – Low-latency cut-through switch architecture
16-Lane 16-Port
PCI Express® Switch
®
89HPES16H16
Data Sheet
Device Overview
The 89HPES16H16 is a member of the IDT PRECISE™ family of
PCI Express® switching solutions. The PES16H16 is a 16-lane, 16-port
peripheral chip that performs PCI Express packet switching with a
feature set optimized for high-performance applications such as servers,
storage, and communications/networking. It provides connectivity and
switching functions between a PCI Express upstream port and up to
fifteen downstream ports and supports switching between downstream
ports.
Features
◆ High Performance PCI Express Switch
– Sixteen maximum switch ports
• Sixteen x1 ports
– Sixteen 2.5 Gbps embedded SerDes
• Supports pre-emphasis and receive equalization on per-port
basis
– Delivers 64 Gbps (8 GBps) of aggregate switching capacity
– Low-latency cut-through switch architecture
– Support for Max Payload Size up to 2048 bytes
– Supports two virtual channels and eight traffic classes
– PCI Express Base Specification Revision 1.1 compliant
◆ Flexible Architecture with Numerous Configuration Options
– Port arbitration schemes utilizing round robin algorithms
– Virtual channels arbitration based on priority
– Automatic polarity inversion on all lanes
– Supports locked transactions, allowing use with legacy soft-
ware
– Ability to load device configuration from serial EEPROM
– Ability to control device via SMBus
◆ Highly Integrated Solution
– Requires no external components
– Incorporates on-chip internal memory for packet buffering and
queueing
– Integrates sixteen 2.5 Gbps embedded full duplex SerDes, 8B/
10B encoder/decoder (no separate transceivers needed)
◆ Reliability, Availability, and Serviceability (RAS) Features
– Redundant upstream port failover capability
– Supports optional PCI Express end-to-end CRC checking
– Internal end-to-end parity protection on all TLPs ensures data
integrity even in systems that do not implement end-to-end
CRC (ECRC)
– Supports optional PCI Express Advanced Error Reporting
Block Diagram
x1
SerDes
DL/Transaction Layer
Route Table
Frame Buffer
16-Port Switch Core
Port
Arbitration
Scheduler
DL/Transaction Layer
SerDes
DL/Transaction Layer
SerDes
.......
DL/Transaction Layer
SerDes
x1
x1
x1
16 PCI Express Lanes
16 x1 Ports
Figure 1 Internal Block Diagram
 2011 Integrated Device Technology, Inc.
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
1 of 36
October 3, 2011