71V424S15YGI Datasheet, PDF (1/9 Pages) Integrated Device Technology – 3.3V CMOS Static RAM 4 Meg (512K x 8-Bit)

3.3V CMOS Static RAM
4 Meg (512K x 8-Bit)
IDT71V424S/YS
IDT71V424L/YL
Features
◆ _{512K x 8 advanced high-speed CMOS Static RAM}
◆ _{JEDEC Center Power / GND pinout for reduced noise}
◆ _{Equal access and cycle times}
— Commercial and Industrial: 10/12/15ns
◆ _{Single 3.3V power supply}
◆ _{One Chip Select plus one Output Enable pin}
◆ _{Bidirectional data inputs and outputs directly}
TTL-compatible
◆ _{Low power consumption via chip deselect}
◆ _{Available in 36-pin, 400 mil plastic SOJ package and}
44-pin, 400 mil TSOP.
Functional Block Diagram
Description
The IDT71V424 is a 4,194,304-bit high-speed Static RAM organized
as 512K x 8. It is fabricated using IDT’s high-perfomance, high-reliability
CMOS technology. This state-of-the-art technology, combined with inno-
vative circuit design techniques, provides a cost-effective solution for high-
speed memory needs.
The IDT71V424 has an output enable pin which operates as fast as
5ns, with address access times as fast as 10ns. All bidirectional inputs and
outputs of the IDT71V424 are TTL-compatible and operation is from a
single 3.3V supply. Fully static asynchronous circuitry is used, requiring
no clocks or refresh for operation.
The IDT71V424 is packaged in a 36-pin, 400 mil Plastic SOJ and 44-
pin, 400 mil TSOP.
A0
•
•
•
ADDRESS
•
•
DECODER
•
A18
4,194,304-BIT
MEMORY ARRAY
I/O0 - I/O7
WE
OE
CS
8
8
CONTROL
LOGIC
8
I/O CONTROL
3622 drw 01
1
©2009 Integrated Device Technology, Inc.
JUNE 2009
DSC-3622/09