5T9050 Datasheet, PDF (1/9 Pages) Integrated Device Technology – 2.5V Single Data Rate 1:5 Clock Buffer Terabuffer

2.5V Single Data Rate 1:5 Clock Buffer
Terabuffer™ Jr.
5T9050
DATA SHEET
FEATURES:
• Optimized for 2.5V LVTTL
• Guaranteed Low Skew < 25ps (max)
• Very low duty cycle distortion < 300 (max)
• High speed propagation delay < 1.8ns. (max)
• Up to 200MHz operation
• Very low CMOS power levels
• Hot insertable and over-voltage tolerant inputs
• 1:5 fanout buffer
• 2.5V VDD
• Available in TSSOP package
• For New Designs use functional replacement 8L30110
APPLICATIONS:
• Clock and signal distribution
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
The 5T9050 2.5V single data rate (SDR) clock buffer is a single-ended input
to five single-ended outputs buffer built on advanced metal CMOS technology.
The SDR clock buffer fanout from a single input to five single-ended outputs
reduces the loading on the preceding driver and provides an efficient clock
distribution network. Multiple power and grounds reduce noise.
5T9050 REVISION A 11/2/15
1
©2015 Integrated Device Technology, Inc.