ICS952001 Datasheet, PDF (9/17 Pages) Integrated Circuit Systems – Preliminary Product Previes

Integrated
Circuit
Systems, Inc.
ICS952001
Preliminary Product Preview
Byte 17: Output Divider Control Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
AGP_INV
ZCLK_INV
SD_INV
CPU_INV
PCI Div 3
PCI Div 2
PCI Div 1
PCI Div 0
PWD
0
0
0
0
X
X
X
X
Description
AGP Phase Inversion bit
ZCLK Phase Inversion bit
SDRAM Phase Inversion bit
CPUCLK Phase Inversion bit
PCI clock divider ratio can be
configured via these 4 bits
individually. For divider selection
table refer to table 2. Default at
power up is latched FS divider.
Table 1
Table 2
Div (3:2)
00 01 10 11
Div (1:0)
00
/2 /4 /8 /16
01
/3 /6 /12 /24
10
/5 /10 /20 /40
11
/7 /14 /28 /56
Div (3:2)
00 01 10 11
Div (1:0)
00
/4 /8 /16 /32
01
/3 /6 /12 /24
10
/5 /10 /20 /40
11
/7 /14 /28 /56
Byte 18: Group Skew Control Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
CPU_Skew 1
CPU_Skew 0
SD_Skew 1
SD_Skew 0
(Reserved)
(Reserved)
(Reserved)
(Reserved)
PWD
Description
1 ^{These 2 bits delay the CPUCLKT/C (1:0)}
clocks with respect to all other clocks.
0 _{00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps}
0 ^{These 2 bits delay the SDRAM with respect to}
CPUCLK
1 _{00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps}
1
1
1
(Reserved)
1
Byte 19: Group Skew Control Register
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Name
These 4bits control
CPU-ZCLK(1:0)
These 4 bits control
CPU-AGP(1:0)
PWD
Programmable Delay Stop
1 0 0 0 0 1.85ns 1 0 0 0 3.05ns
0 0 0 0 1 2.00ns 1 0 0 1 3.20ns
0 0 0 1 0 2.15ns 1 0 1 0 3.35ns
0 0 0 1 1 2.30ns 1 0 1 1 3.50ns
1 0 1 0 0 2.45ns 1 1 0 0 3.65ns
0 0 1 0 1 2.60ns 1 1 0 1 3.80ns
0 0 1 1 0 2.75ns 1 1 1 0 3.95ns
0 0 1 1 1 2.90ns 1 1 1 1 4.10ns
Third party brands and names are the property of their respective owners.
9