ICS650-41 Datasheet, PDF (8/11 Pages) Integrated Circuit Systems – Spread Spectrum Clock Synthesizer

Timing Diagrams
ICS650-41
Spread Spectrum Clock Synthesizer
VDDs
0.01µF
DUT
GND
Outputs
C_LOAD
C lo ck
t₁
t₂
VDDO
50% of VDDO
0V
Figure 1: Test and Measurement Setup
t₃
Clock
Output
t₄
VDDO
80% of VDDO
20% of VDDO
0V
Figure 3: Rise and Fall Time Definitions
Figure 2: Duty Cycle Definitions
VDD
Power Up
T im e
VCO Ramp
Time
PLL Locked
0V
VDD
0V
0 ms
4 ms
10 ms
Figure 4: Power Up and PLL Lock Timing
PDTS
CLK
O utpu ts
1.25 V
1%
t _EN
t _DIS
1.25 V
VOH
0V
Figure 5: PDTS to Stable Clock Output Timing
Mean value
Absolute jitter
t_JA
(p - p)
Figure 6: Short Term Jitter Definition
MDS 650-41 F
8
Revision 082305
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel [phone] ● www.icst.com