English
Language : 

ICS843101I-312 Datasheet, PDF (7/17 Pages) Integrated Circuit Systems – FEMTOCLOCKS™ CRYSTAL-TO-LVPECL 312.5MHZ FREQUENCY MARGINING SYNTHESIZER
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS843101I-312
FEMTOCLOCKS™ CRYSTAL-TO-LVPECL
312.5MHZ FREQUENCY MARGINING SYNTHESIZER
TABLE 8A.
AC
CHARACTERISTICS,
V
CC
=
V
CCA
=
V
CCO
= 3.3V±5%, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
fOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter; NOTE 1
Mode = LOW
312.5MHz, (1.875MHz - 20MHz)
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
S_DATA to
tS
Setup Time
S_CLOCK
S_CLOCK
to S_LOAD
10
10
tH
Hold Time
S_DATA to
S_CLOCK
10
NOTE 1: Characterized using a 25MHz crystal.
Typical
312.5
0.52
425
50
Maximum Units
MHz
ps
ps
%
ns
ns
ns
TABLE 8B. AC CHARACTERISTICS, VCC = VCCA = 3.3V±5%,VCCO = 2.5V±5%, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
fOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter; NOTE 1
Mode = LOW
312.5MHz, (1.875MHz - 20MHz)
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
S_DATA to
tS
Setup Time
S_CLOCK
S_CLOCK
to S_LOAD
10
10
tH
Hold Time
S_DATA to
S_CLOCK
10
NOTE 1: Characterized using a 25MHz crystal.
Typical
312.5
0.46
405
50
Maximum Units
MHz
ps
ps
%
ns
ns
ns
TABLE 8C. AC CHARACTERISTICS, VCC = VCCA = VCCO = 2.5V±5%, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum
fOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter; NOTE 1
Mode = LOW
312.5MHz, (1.875MHz - 20MHz)
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
S_DATA to
tS
Setup Time
S_CLOCK
S_CLOCK
to S_LOAD
10
10
tH
Hold Time
S_DATA to
S_CLOCK
10
NOTE 1: Characterized using a 25MHz crystal.
Typical
312.5
0.45
375
50
Maximum Units
MHz
ps
ps
%
ns
ns
ns
843101AGI-312
www.icst.com/products/hiperclocks.html
7
REV. A NOVEMBER 1, 2005