ICS557-03 Datasheet, PDF (7/9 Pages) Integrated Circuit Systems – PCI-EXPRESS CLOCK SOURCE

ICS557-03
PCI-EXPRESS CLOCK SOURCE
AC Electrical Characteristics - CLK0/CLK1, CLK0/CLK1
Unless stated otherwise, VDD=3.3 V ±10%, Ambient Temperature -40 to +85°C
Parameter
Symbol
Conditions
Min. Typ. Max. Units
Input Frequency
Output Frequency
Output High Voltage^1,2
Output Low Voltage^1,2
Crossing Point
Voltage^1,2
V_OH Notes 1, 2
V_OL Notes 1, 2
Absolute, Notes 1, 2
25
25
660
700
-150
0
250
350
MHz
200 MHz
850
mV
mV
550
mV
Crossing Point
Voltage^1,2,4
Jitter, Cycle-to-Cycle^1,3
Variation over all edges, Notes 1, 2, 4
Notes 1, 3
140
mV
60
ps
Modulation Frequency
Rise Time^1,2
Fall Time^1,2
Rise/Fall Time
Variation^1,2
Spread spectrum
30
31.5
33
kHz
t_OR From 0.175 V to 0.525 V, Notes 1, 2
175
332
700
ps
t_OF From 0.525 V to 0.175 V, Notes 1, 2
175
344
700
ps
Notes 1, 2
125
ps
Skew between outputs
Duty Cycle^1,3
Output Enable Time⁵
Output Disable Time⁵
At VDD/2
Notes 1, 3
All outputs, Note 5
All outputs, Note 5
50
ps
45
55
%
10
us
10
us
Stabilization Time
t_STABLE From power-up VDD=3.3 V
3.0
ms
Spread Change Time t_SPREAD Settling period after spread change
3.0
ms
Note 1: Test setup is R_L=50 ohms with 2 pF, Rr = 475Ω (1%).
Note 2: Measurement taken from a single-ended waveform.
Note 3: Measurement taken from a differential waveform.
Note 4: Measured at the crossing point where instantaneous voltages of both CLK and CLK are equal.
Note 5: CLK pins are tri-stated when OE is low asserted. CLK is driven differential when OE is high.
MDS 557-03 E
7
Revision 061005
Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel [phone] ● www.icst.com