82P33714 Datasheet, PDF (7/13 Pages) Integrated Circuit Systems – Differential reference inputs

82P33714 SHORT FORM DATA SHEET
Table 1: Pin Description (Continued)
Pin No.
47
Name
I/O
SDI/I2C_AD2/
I
UART_RX pull-down
Type
CMOS
Description
SDI: Serial Data Input
In Serial mode, this pin is used as the serial data input. Address and data on this pin are seri-
ally clocked into the device on the rising edge of SCLK.
I2C_AD2: Device Address Bit 2
In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.
UART_RX
In UART mode, this pin is used as the receive data (UART Receive)
CLKE: SCLK Active Edge Selection
In Serial mode, this pin is an input, it selects the active edge of SCLK to update the SDO:
48
CLKE/I2C_AD1
I
pull-down
CMOS
High - The falling edge;
Low - The rising edge.
I2C_AD1: Device Address Bit 1
In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.
CS: Chip Selection
In Serial modes, this pin is an input.A transition from high to low must occur on this pin for
49
CS/I2C_AD0
I
pull-up
CMOS ^{each read or write operation and this pin should remain low until the operation is over.}
I2C_AD0: Device Address Bit 0
In I2C mode, I2C_AD[2:0] pins are the address bus of the microprocessor interface.
SCLK: Shift Clock
In Serial mode, a shift clock is input on this pin.
50
SCLK/I2C_SCL
I
pull-down
CMOS
Data on SDI is sampled by the device on the rising edge of SCLK. Data on SDO is updated
on the active edge of SCLK. The active edge is determined by the CLKE.
I2C_SCL: Serial Clock Line
In I2C mode, the serial clock is input on this pin.
SDO: Serial Data Output
In Serial mode, this pin is used as the serial data output. Data on this pin is serially clocked
SDO/I2C_SDA/
out of the device on the active edge of SCLK.
51
UART_TX
I2C_SDA
I/O
pull-up
CMOS/
Open Drain
I2C_SDA: Serial Data Input/Output
In I2C mode, this pin is used as the input/output for the serial data.
UART_TX:
In UART mode, this pin is used as the transmit data (UART Transmit)
JTAG (per IEEE 1149.1)
14
TMS
I
pull-up
CMOS
TMS: JTAG Test Mode Select
The signal on this pin controls the JTAG test performance and is sampled on the rising edge
of TCK.
15
TRSTB
I
pull-up
CMOS
TRSTB: JTAG Test Reset (Active Low)
A low signal on this pin resets the JTAG test port.
This pin should be connected to ground when JTAG is not used.
TCK: JTAG Test Clock
16
TCK
I
pull-down
CMOS
The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge
of TCK and TDO is updated on the falling edge of TCK.
If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely
retain their state.
17
TDI
I
pull-up
CMOS
TDI: JTAG Test Data Input
The test data are input on this pin. They are clocked into the device on the rising edge of
TCK.
REVISION 1 10/20/14
3
SYNCHRONOUS EQUIPMENT TIMING SOURCE FOR
SYNCHRONOUS ETHERNET