English
Language : 

ICS90C65 Datasheet, PDF (6/10 Pages) Integrated Circuit Systems – Dual Voltage Video/Memory Clock Generator
◁
ICS90C65
Absolute Maximum Ratings
Standard Test Conditions
Ambient Temperature
under bias
Storage temperature
Voltage on all inputs and
outputs with respect to VSS
0°C to 70°C
-40°C to 125°C
0.3 to 7 volts
Note: Stresses above those listed under Absolute Maximum
Ratings may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational
sections of the specifications is not implied. Exposure to abso-
lute maximum rating conditions for extended periods may
affect product reliability.
The characteristics below apply for the following standard test
conditions, unless otherwise noted. All voltages are referenced
to VSS (OV Ground). Positive current flows into the refer-
enced pin.
Operating Temperature
range
Power supply voltage
0°C to 70°C
3.0 to 5.25 volts
AC Timing Characteristics
The following notes apply to all of the parameters presented in this section:
1. REFCLK = 14.318 MHz
2. TC = 1/FC
3. All units are in nanoseconds (ns).
4. Maximum jitter is within a range of 30 µs after triggering on a 400 MHz scope.
5. Rise and fall time is between 0.8 and 2.0 VDC unless otherwise stated.
6. Output pin loading = 15pF
7. Duty cycle is measured at VDD/2 unless otherwise stated.
SYMBOL
Tpw
Tsu
Thd
Tr
Tf
-
-
-
-
Tr
Tf
-
-
-
-
PARAMETER
MIN
MAX
STROBE TIMING
Strobe Pulse Width
Setup Time Data to Strobe
Hold Time Data to Strobe
20
-
20
-
10
-
MCLK and VCLK TIMINGS @ 5.0V
Rise Time
Fall Time
Frequency Error
Maximum Frequency
Propagation Delay for Pass Through
Frequency
Output Enable to Tristate
(into and out of) time
-
2
-
2
0.5
135
-
20
15
MCLK and VCLK TIMINGS @ 3.3V
Rise Time
Fall Time
Frequency Error
Maximum Frequency
Propagation Delay for Pass Through
Frequency
Output Enable to Tristate
(into and out of) time
-
3
-
3
.5
110
-
30
20
NOTES
Duty Cycle 40% min. to
60% max.
%
MHz
ns
ns
Duty Cycle 40% min. to
60% max.
%
MHz
ns
ns
6
 ▷