English
Language : 

ICS843246 Datasheet, PDF (5/15 Pages) Integrated Circuit Systems – FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER
Integrated
Circuit
Systems, Inc.
PRELIMINARY
ICS843246
FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL
FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER
TABLE
4D.
LVPECL
DC
CHARACTERISTICS,
V
CC
=
V
CCA
=
3.3V±5%,
V
CCO
=
3.3V±5%
OR
2.5V±5%,
TA
=
0°C
TO
70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
V
Output High Voltage; NOTE 1
OH
VOL
Output Low Voltage; NOTE 1
VSWING Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50Ω to VCCO - 2V.
V - 1.4
CCO
VCCO - 2.0
0.6
V - 0.9
CCO
VCCO - 1.7
1.0
Units
V
V
V
TABLE 5. CRYSTAL CHARACTERISTICS
Parameter
Test Conditions
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Drive Level
NOTE: Characterized using an 18pf parallel resonant crystal.
Minimum Typical Maximum
Fundamental
25
33.333
50
7
1
Units
MHz
Ω
pF
mW
TABLE
6A.
AC
CHARACTERISTICS,
V
CC
=
V
CCA
=
V
CCO
=
3.3V±5%,
TA
=
0°C
TO
70°C
Symbol Parameter
Test Conditions
Minimum Typical
FOUT
tjit(Ø)
tsk(o)
Output Frequency
RMS Phase Jitter (Random)
Output Skew; NOTE 1, 2
125MHz, Integration Range:
1.875MHz - 20MHz
53.125
0.41
TBD
tR / tF
Output Rise/Fall Time
20% to 80%
380
odc
Output Duty Cycle
50
tLOCK
PLL Lock Time
See Parameter Measurement Information section.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential crossing points.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
Maximum
333.33
1
Units
MHz
ps
ps
ps
%
ms
TABLE 6B. AC CHARACTERISTICS, VCC = VCCA = 3.3V±5%, VCCO = 2.5V±5%, TA = 0°C TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical
FOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter (Random)
125MHz, Integration Range:
1.875MHz - 20MHz
53.125
0.41
tsk(o) Output Skew; NOTE 1, 2
TBD
tR / tF
Output Rise/Fall Time
20% to 80%
360
odc
Output Duty Cycle
50
tLOCK
PLL Lock Time
See Parameter Measurement Information section.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential crossing points.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
Maximum
333.33
1
Units
MHz
ps
ps
ps
%
ms
843246AM
www.icst.com/products/hiperclocks.html
5
REV. A SEPTEMBER 29, 2005