English
Language : 

ICS650-11B Datasheet, PDF (3/4 Pages) Integrated Circuit Systems – BroadCom Networking Clock Synthesizer
PRELIMINARY INFORMATION
ICS650-11B
BroadCom Networking Clock Synthesizer
Electrical Specifications
Parameter
Conditions
ABSOLUTE MAXIMUM RATINGS (note 1)
Minimum Typical Maximum Units
Supply voltage, VDD
Referenced to GND
Inputs and Clock Outputs
Referenced to GND
-0.5
Ambient Operating Temperature
-40
Soldering Temperature
Max of 20 seconds
Storage temperature
-65
DC CHARACTERISTICS (VDD = 3.3V unless noted)
7
V
VDD+0.5 V
85
°C
260
°C
150
°C
Operating Voltage, VDD
Input High Voltage, VIH, X1 pin only
Input Low Voltage, VIL, X1 pin only
Output High Voltage, VOH
IOH=-12mA
Output Low Voltage, VOL
IOL=12mA
Output High Voltage, VOH, CMOS level
IOH=-8mA
Operating Supply Current, IDD
No Load
Short Circuit Current
Each output
AC CHARACTERISTICS (VDD = 3.3V unless noted)
3
5.5
V
VDD/2 + 1 VDD/2
V
VDD/2 VDD/2 - 1 V
2.4
V
0.4
V
VDD-0.4
V
35
mA
±50
mA
Input Frequency
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle, except 25 MHz
Frequency error
Absolute Jitter, short term
0.8 to 2.0V
2.0 to 0.8V
At VDD/2
All clocks
Variation from mean
25.000
MHz
1.5
ns
1.5
ns
45
50
55
%
0
ppm
175
ps
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
External Components
The ICS650-11B requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.01µF should be connected between each VDD and GND on Pins 4 and 6, and Pins 16 and
14, as close to the ICS650-11B as possible. A series termination resistor of 33 Ω may be used for each clock
output. The 25.00 MHz crystal must be connected as close to the chip as possible. The crystal should be a
fundamental mode (do not use third overtone), parallel resonant. Crystal capacitors should be connected
from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value of these capacitors is
given by the following equation, where CL is the crystal load capacitance: Crystal caps (pF) = (CL-6) x 2. So
for a crystal with 16 pF load capacitance, two 20 pF caps should be used.
MDS 650-11B C
3
Revision 012005
Printed 11/14/04
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126•(408)295-9800tel• www.icst.com