English
Language : 

ICS8532-01 Datasheet, PDF (2/13 Pages) Integrated Circuit Systems – LOW SKEW, 1-TO-17 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
Integrated
Circuit
Systems, Inc.
ICS8532-01
LOW SKEW, 1-TO-17
DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
TABLE 1. PIN DESCRIPTIONS
Number
1, 13, 26,
27, 39, 40
Name
VCCO
Type
Power
Description
Output supply pins. Connect to 3.3V.
4
VCC
Power
2, 3, 12, 28
nc
Unused
Positive supply pin. Connect to 3.3V.
No connect.
5
CLK
Input Pulldown Non-inverting differential clock input.
6
nCLK
Input Pullup Inverting differential clock input.
Clock select input. When HIGH, selects PCLK, nPCLK inputs.
7
CLK_SEL Input Pulldown When LOW, selects CLK, nCLK inputs.
LVCMOS / LVTTL interface levels.
8
PCLK
Input Pulldown Non-inverting differential LVPECL clock input.
9
nPCLK
Input Pullup Inverting differential LVPECL clock input.
10
VEE
Power
Negative supply pin. Connect to ground.
Synchronizing clock enable. When HIGH, clock outputs follow clock
11
CLK_EN Input Pullup input. When LOW, Q outputs are forced low, nQ outputs are forced high.
LVCMOS / LVTTL interface levels.
14, 15 nQ16, Q16 Output
Differential output pair. LVPECL interface level.
16, 17 nQ15, Q15 Output
Differential output pair. LVPECL interface level.
18, 19 nQ14, Q14 Output
Differential output pair. LVPECL interface level.
20, 21 nQ13, Q13 Output
Differential output pair. LVPECL interface level.
22, 23 nQ12, Q12 Output
Differential output pair. LVPECL interface level.
24, 25 nQ11, Q11 Output
Differential output pair. LVPECL interface level.
29, 30 nQ10, Q10 Output
Differential output pair. LVPECL interface level.
31, 32
nQ9, Q9 Output
Differential output pair. LVPECL interface level.
33, 34
nQ8, Q8 Output
Differential output pair. LVPECL interface level.
35, 36
nQ7, Q7 Output
Differential output pair. LVPECL interface level.
37, 38
nQ6, Q6 Output
Differential output pair. LVPECL interface level.
41, 42
nQ5, Q5 Output
Differential output pair. LVPECL interface level.
43, 44
nQ4, Q4 Output
Differential output pair. LVPECL interface level.
45, 46
nQ3 Q3 Output
Differential output pair. LVPECL interface level.
47, 48
nQ2, Q2 Output
Differential output pair. LVPECL interface level.
49, 50
nQ1, Q1 Output
Differential output pair. LVPECL interface level.
51, 52
nQ0, Q0 Output
Differential output pair. LVPECL interface level.
NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol
CIN
RPULLUP
RPULLDOWN
8532AY-01
Parameter
CLK,
nCLK
Input Capacitance
PCLK,
nPCLK
CLK_EN,
CLK_SEL
Input Pullup Resistor
Test Conditions
Minimum
Input Pulldown Resistor
www.icst.com/products/hiperclocks.htlm
2
Typical
51
51
Maximum Units
4
pF
4
pF
4
pF
KΩ
KΩ
REV. B AUGUST 9, 2001