ICS543 Datasheet, PDF (2/4 Pages) Integrated Circuit Systems – PRELIMINARY INFORMATION Clock Divider and 2X Multiplier

PRELIMINARY INFORMATION
ICS543
I CR O C LOC K
Clock Divider and 2X Multiplier
Pin Assignment
ICLK
VDD
GND
S0
1
8
2
7
3
6
4
5
8 pin SOIC
CLK
CLK/2
OE
S1
Clock Decoding Table
S1 S0 CLK CLK/2 Max. Input Max. Input
#5 #4 pin #8 pin #7
at 5V
at 3.3V
00
Power Down All
-
-
0 1 Input x 2 Input 67 MHz 50 MHz
1 0 Input/5 Input/10 60 MHz 40 MHz
1 1 Input/3 Input/6 90 MHz 60 MHz
0 = connect directly to ground.
1 = connect directly to VDD.
Pin Descriptions
Number
1
2
3
4
5
6
7
8
Name
ICLK
VDD
GND
S0
S1
OE
CLK/2
CLK
Type
CI
P
P
I
I
I
O
O
Description
Clock input.
Connect to +3.3V or +5V.
Connect to ground.
Select 0 for output clock. Connect to GND or VDD, per decoding table above.
Select 1 for output clock. Connect to GND or VDD, per decoding table above.
Output Enable. Tri-states both output clocks when low.
Clock output per Table above. Low skew divide by two of pin 8 clock.
Clock output per Table above.
Key: CI = clock input, I = input, O = output, P = power supply connection
External Components
The ICS543 requires a 0.01 µF decoupling capacitor to be connected between VDD and GND. It must
be connected close to the ICS543 to minimize lead inductance. No external power supply filtering is
required for this device. A 33 Ω terminating resistor can be used next to each output pin. If a 3.3 V input
clock is applied to the ICLK pin, with the ICS543 at 5 V, the clock must be AC coupled.
MDS 543 A
2
Revision 010599
Printed 12/4/00
Integrated Circuit Systems, Inc.•525 Race Street•San Jose•CA•95126•[phone]tel•[phone]fax