ICS91309 Datasheet, PDF (1/9 Pages) Integrated Circuit Systems – High performance Communication Buffer

Integrated
Circuit
Systems, Inc.
ICS91309
High Performance Communication Buffer
General Description
The ICS91309 is a high performance, low skew, low jitter
zero delay buffer. It uses a phase lock loop (PLL)
technology to align, in both phase and frequency, the REF
input with the CLKOUT signal. It is designed to distribute
high speed clocks in communication systems operating
at speeds from 10 to 133 MHz.
The ICS91309 provides synchronization between the
input and output. The synchronization is established via
CLKOUT feed back to the input of the PLL. Since the skew
between the input and output is less than +/- 350 pS, the
part acts as a zero delay buffer.
ICS91309 has two banks of four outputs controlled by two
address lines. Depending on the selected address line,
bank B or both banks can be put in a tri-state mode. In this
mode, the PLL is still running and only the output buffers
are put in a high impedance mode. The test mode shuts
off the PLL and connects the input directly to the output
buffers (see table below for functionality).
ICS91309 comes in a 16-pin 150 mil SOIC, SSOP or
4.40mm TSSOP package. In the absence of REF input,
the device will enter a powerdown mode. In this mode, the
PLL is turned off and the output buffers are pulled low.
Power down mode provides the lowest power consumption
for a standby condition.
Block Diagram
Features
• Zero input - output delay
• Frequency range 10 - 133 MHz (3.3V)
• 5V tolerant input REF
• High loop filter bandwidth ideal for Spread Spectrum
applications.
• Less than 125 ps cycle to cycle Jitter
• Skew controlled outputs
• Available in 16 pin, 150 mil SSOP, SOIC & 4.40mm
TSSOP packages
• Skew: Group-to-Group: <215 ps
• Skew within Group: <100 ps
• Commercial temperature range: 0°C to +70°C
Pin Configuration
REF 1
CLKA1 2
CLKA2 3
VDD 4
GND 5
CLKB1 6
CLKB2 7
FS2 8
16 CLKOUT
15 CLKA4
14 CLKA3
13 VDD
12 GND
11 CLKB4
10 CLKB3
9 FS1
16 pin SSOP, SOIC & TSSOP
Functionality
FS2 FS1 CLKA(1:4)
CLKB(1:4)
CLKOUT
Ouput
Source
PLL
Shutdown
0 0 Tristate Tristate Driven PLL
N
0 1 Driven
Tristate Driven PLL
N
1
0
PLL
Bypass
Mode
PLL Bypass
Mode
PLL
Bypass
Mode
REF
Y
1 1 Driven
Driven
Driven PLL
N
0093G—02/11/04